Week | Date | Lecture & Readings | Homework | Lab & Project |
---|---|---|---|---|
1 | Tue 1/18 | Lec #1: Course Introduction Slides |
||
Thu 1/20 | Lec #2: Synchronous Digital Systems Review (1) Slides |
|||
2 | Tue 1/25 | Lec #3: FPGA Architecture Introduction Slides |
||
Thu 1/27 | Lec #4: Synchronous Digital Systems Review (2) Slides |
|||
3 | Tue 2/1 | Lec #5: Verilog Primer Slides |
||
Thu 2/3 | Lec #6: CAD Tools (Synthesis) Slides |
|||
4 | Tue 2/8 | Lec #7: CAD Tools (Simulation) Slides |
||
Thu 2/10 | Lec #8: CMOS Implementation Technologies Slides |
|||
5 | Tue 2/15 | Lec #9: MIPS Processor Implementations Slides |
||
Thu 2/17 | Lec #10: Project Introduction: Serial I/O Slides |
|||
6 | Tue 2/22 | Lec #11: 3-stage processor pipeline structure, SRAM pt. 1 Slides |
||
Thu 2/24 | Lec #12: SRAM pt. 2, cache organization Slides |
|||
7 | Tue 3/1 | Lec #13: DRAM technology and interfacing (J. Lazzaro) Slides |
||
Thu 3/3 | Lec #14: Video interface and framebuffers Slides |
|||
8 | Tue 3/8 | Lec #15: Line drawing engine, Ethernet interface Slides |
||
Thu 3/10 | Lec #16: Timing (1) Slides |
|||
9 | Tue 3/15 | Lec #17: Timing (2) |
||
Thu 3/17 | Lec #18: Cache Design |
|||
10 | Tue 3/22 | Spring Break, No Lecture |
No homework. Work on your project! |
|
Thu 3/24 | Spring Break, No Lecture |
|||
11 | Tue 3/29 | Lec #19: Combinational Logic Slides |
||
Thu 3/31 | Lec #20: Finite State Machines Slides |
|||
12 | Tue 4/5 | Lec #21: Design Blocks (1) Slides |
||
Thu 4/7 | Lec #22: Design Blocks (2) Slides |
|||
13 | Tue 4/12 | Lec #23: Design Blocks (3) Slides |
||
Thu 4/14 | Lec #24: Design Blocks (4) Slides |
|||
14 | Tue 4/19 | Lec #25: System Organization (1) |
||
Thu 4/21 | Lec #26: System Organization (2) Slides |
|||
15 | Tue 4/26 | Lec #27: System Organization (3) |
||
Thu 4/28 | Lec #28: Course Wrap-up Slides |
|||
16 | Tue 5/3 | RRR Week, No Lecture |
||
Thu 5/5 | RRR Week, No Lecture |
|||
17 | Mon 5/9 | Final Exam is Monday 5/9, 11:30-2:30 | Final Project Checkoff | |
18 | Mon 5/16 | Final Report due Monday 5/16, 8:00am | Final Report |