# <u>EECS150 – Digital Design</u> <u>Lecture 1 – Introduction</u>

January 18, 2011

John Wawrzynek Electrical Engineering and Computer Sciences University of California, Berkeley

http://www-inst.eecs.berkeley.edu/~cs150

Spring 2011

EECS150 lec01-intro

Page 1



# Teaching Staff

Professor John Wawrzynek (Warznek) 631 Soda Hall johnw@cs.berkeley.edu





All TA office hours held in 125 Cory. Check website for days and times.



# Course Content

#### Components and Design Techniques for **Digital Systems** more specifically

#### Synchronous Digital Hardware Systems

- Synchronous: "Clocked" all changes in the system are controlled by a global clock and happen at the same time (not asynchronous)
- Digital: All inputs/outputs and internal values (signals) take on discrete values (not analog).
  - Example digital representation: music waveform



 A series of numbers is used to represent the waveform, rather than a voltage or current, as in analog systems.

# Course Content - Design Layers

Not a course on computer architecture or the architecture of other systems. Although we will look at these as examples.

High-level Organization : Hardware Architectures System Building Blocks : Arithmetic units, controllers Circuit Elements : Memories, logic blocks

Transistor-level circuit implementations Circuit primitives : Transistors, wires

Not a course on transistor physics and transistor circuits. Although, we will look at these to better understand the primitive elements for digital circuits.

Spring 2011

EECS150 lec01-intro

Page 5



## Course Content

# **Course Evolution**

- Final project circa 1980:
  - Example project: pong game with buttons for paddle and LEDs for output.
  - Few 10's of logic gates
  - Gates hand-wired together on "bread-board" (protoboard).
  - No computer-aided design tools
  - Debugged with oscilloscope and logic analyzer



Spring 2011

EECS150 lec01-intro

Page 7

# **Course Evolution**

- Final project circa 1995:
  - Example project: MIDI music synthesizer
  - Few 1000's of logic gates
  - Gates wired together internally on field programmable gate array (FPGA) development board with some external components.
  - Circuit designed "by-hand", computer-aided design tools to help map the design to the hardware.
  - Debugged with circuit simulation, oscilloscope and logic analyzer



EECS150 lec01-intro

#### Moore's Law – 2x stuff per 1-2 yr



EECS150 lec01-intro

Spring 2011



Page 9

# Course Evolution

- Beginning 2009:
  - Xilinx XUPV5 development board (a.k.a ML505)
  - Could enable very aggressive final projects.
  - But, modest use of resources this semester.
  - Project debugging with simulation tools and with insystem hardware debugging tools.



- State-of-the-art LX110T FPGA: ~1M logic gates.
- Interfaces: Audio in/out, digital video, ethernet, on-board DRAM, PCIe, USB, ...

Page 11

Spring 2011

EECS150 lec01-intro

Final Project: Spring 2011



- Executes most commonly used MIPS instructions.
- Pipelined (high performance) implementation.
- Serial console interface for shell interaction, debugging.
- Ethernet interface for high-speed file transfer.
- Video interface for display with 2-D vector graphics acceleration.
- Supported by a C language compiler.

Spring 2011 EECS150 lec01-intro

#### <u>Administrivia</u>

EECS150 lec01-intro

Page 13

# <u>Enrollment</u>

- If you are enrolled and plan to take the course you must attend your lab section this week and next.
- Lab sections this week (meet TAs, pick up accounts, check card-key)
- No discussion sections this week.
- No "lab lecture" Fridays, 2-3pm.

## <u>Attendance</u>

- <u>Attend regular lectures</u> and ask questions, offer comments, etc. Part of your grade will depend on it!
- <u>Attend your lab section</u>. You must stick with the same lab section all semester.
  - Lab exercises will be done individually; project with a partner.
  - We will put together a lab section exchange in a few weeks to help you move to a different section.
- <u>Attend any discussion section</u>. You may attend any discussion section that you want regardless of which one you are enrolled in.
- The entire teaching staff hold regular <u>office hours</u> [see class webpage]. Take advantage of this opportunity! Come early (and often). Don't wait until the night before an assignment is due!

Spring 2011

| EECS150 lec01-intro |  |
|---------------------|--|
|---------------------|--|

Page 15

# **Course Materials**

# Digital Design and computer Architecture

#### **Textbook: Harris & Harris**

Publisher: Morgan Kaufmann

Class notes, homework & lab assignments, solutions, and other documentation will be available on the class webpage linked to the calendar:

http://www-inst.eecs.berkeley.edu/~cs150

- Check the class webpage and newsgroup often!
- You are responsible for checking the class webpage at least once every 24 hours (in case we need to post changes/corrections.)

**piazza** For online Q/A.

http://www.piazzza.com/ More info later.

## Course Grading



• <u>Participation</u> points awards for class discussion, and online involvement.

Spring 2011

- Comprehensive Exam held during Finals week: Monday May 9 11:30-2:30.
- Project critical part of the course graded on timeliness, completeness and optimality. Lots more on this later.
- Evening midterm exams, check calendar for days.
- Weekly <u>homework</u> based on reading and lectures.
  - out before the end of each week, due before Th lecture of following week.
- <u>Lab exercises</u> for weeks 2-5, followed by project checkpoints and final checkoff.
- <u>Labs and checkpoints</u> due at the beginning of your next lab session.

EECS150 lec01-intro

Page 17

## Tips on How to Get a Good Grade

The <u>lecture material</u> is not the most challenging part of the course.

- You should be able to understand everything as we go along.
- Do not fall behind in lecture and tell yourself you "will figure it out later from the notes or book".
- Notes will be online before the lecture (usually the night before). Look at them before class. Do assigned reading (only the required sections).
- Ask questions in class and stay involved in the class that will help you understand. Come to office hours to check your understanding or to ask qestions.
- The exams will test your depth of knowledge. You need to understand the material well enough to apply it in new situations (beyond the homework). The homework is a starting point, not the ending point.

You need to do well on the <u>project</u> to get a good course grade.

- Take the labs very seriously. They are an integral part of the course.
- Choose your partner carefully. Your best friend may not be the best choice!
- Most important (this comes from 30+ years of hardware design experience):
  - Be well organized and neat with homework, labs, project.
  - In lab, add complexity a little bit at a time always have a working design.
  - Don't be afraid to throw away your design and start fresh.

Spring 2011

EECS150 lec01-intro

# **Cheating**

- <u>We have posted the details of my cheating policy on the class web site</u>. <u>Please read it and ask questions</u>.
- If you turn in someone else's work as if it were your own, you are guilty of cheating. This includes homework sets, answers on exams, verilog code, block diagrams, etc.
- Also, if you knowingly aid in cheating, you are guilty.
- We have software that automatically compares your submitted work to others.
- However, it is okay to discuss with others lab exercises and the project. Okay to work together on homework. But everyone must turn in their own work.
- If we catch you cheating, I will give you an F on the assignment. If it is a midterm exam, final exam, or final project, I will give you an F in the class. You will be reported to the office of student conduct. If you have a previous case of cheating on your record, I will push to have you expelled from the University.

Spring 2011

EECS150 lec01-intro

Page 19

A few basic concepts

# **Example Digital Systems**

• General Purpose Desktop/Server Digital Computer



- Often designed to maximize performance. "Optimized for speed"
- Handheld Calculator



- Usually designed to minimize cost.

"Optimized for low cost"

- Of course, low cost comes at the expense of speed.

Spring 2011

EECS150 lec01-intro

Page 21

# Example Digital Systems

• Digital Watch



Designed to minimize power. Single battery must last for years.

- Low power operation comes at the expense of:
  - lower speed
  - higher cost

# **Basic Design Tradeoffs**



- You can improve on one at the expense of worsening one or both of the others.
- These tradeoffs exist at every level in the system design every sub-piece and component.
- Design Specification -
  - Functional Description.
  - Performance, cost, power constraints.
- As a designer you must make the tradeoffs necessary to achieve the function within the constraints.

```
Spring 2011
```

```
EECS150 lec01-intro
```

Page 23

# Hierarchy & Design Representation



# Hierarchy in Designs

- Helps control complexity -
  - by hiding details and reducing the total number of things to handle at any time.
- Modulalizes the design -
  - divide and conquer
  - simplifies implementation and debugging
- Top-Down Design
  - Starts at the top (root) and works down by successive refinement.
- Bottom-up Design
  - Starts at the leaves & puts pieces together to build up the design.
- Which is better?
  - In practice both are needed & used.
    - Need top-down divide and conquer to handle the complexity.
    - Need bottom-up because in a well designed system, the structure is influence by what primitives are available.

```
Spring 2011
```

```
EECS150 lec01-intro
```

Page 25

# Digital Design: what's it all about?

Given a functional description and performance, cost, & power constraints, come up with an implementation using a set of primitives.

- How do we learn how to do this?
  - 1. Learn about the primitives and how to use them.
  - 2. Learn about design representations.
  - 3. Learn formal methods to optimally manipulate the representations.
  - 4. Look at design examples.
  - 5. Use trial and error CAD tools and prototyping. Practice!
- Digital design is in some ways more an art than a science. The creative spirit is critical in combining primitive elements & other components in new ways to achieve a desired function.
- However, unlike art, we have objective measures of a design:

#### Performance Cost Power

#### Processor Review from CS61C

Spring 2011

EECS150 lec01-intro

Page 27

#### Key 61c Concept: "Stored Program" Computer

- Instructions and data stored in memory.
- Only difference between two applications (for example, a text editor and a video game), is the sequence of instructions.
- To run a new program:
  - No rewiring required
  - Simply store new program in memory
  - The processor hardware executes the program:
  - fetches (reads) the instructions from memory in sequence
  - performs the specified operation
- The program counter (PC) keeps track of the current instruction.

| As   | sembl | Machine Code |      |            |
|------|-------|--------------|------|------------|
| lw   | \$t2, | 32(\$)       | ))   | 0x8C0A0020 |
| add  | \$s0, | \$s1,        | \$s2 | 0x02328020 |
| addi | \$t0, | \$s3,        | -12  | 0x2268FFF4 |
| sub  | \$t0, | \$t3,        | \$t5 | 0x016D4022 |





#### Key 61c Concept: High-level languages help productivity.

#### **High-level code**

#### **MIPS** assembly code

| // add the numbers from 0 to 9 | # \$s0 = | = i, \$ | \$s1 = | sum          |      |
|--------------------------------|----------|---------|--------|--------------|------|
| int sum = 0;                   |          | addi    | \$s1,  | \$0 <b>,</b> | 0    |
| int i;                         |          | add     | \$s0,  | \$0,         | \$0  |
|                                |          | addi    | \$t0,  | \$0 <b>,</b> | 10   |
| for (i=0; i!=10; i = i+1) {    | for:     | beq     | \$s0,  | \$t0,        | done |
| sum = sum + i;                 |          | add     | \$s1,  | \$s1,        | \$s0 |
| }                              |          | addi    | \$s0,  | \$s0,        | 1    |
|                                |          | j       | for    |              |      |
|                                | done:    |         |        |              |      |

Therefore with the help of a compiler (and assembler), to run applications all we need is a means to interpret (or "execute") machine instructions. Usually the application calls on the operating system and libraries to provide special functions.

```
Spring 2011 EECS150 lec01-intro
```

#### Interpreting Machine Code

- Start with opcode
- Opcode tells how to parse the remaining bits
- If opcode is all 0's
  - R-type instruction
  - Function bits tell what instruction it is
- Otherwise
  - opcode tells what instruction it is



#### A processor is a machine code interpreter build in hardware!

Page 29

#### **Abstraction Layers**

| Application<br>Software | programs                  | • <b>Architecture</b> : the programmer's view of the computer                                |  |  |  |
|-------------------------|---------------------------|--|--|--|--|
| Operating<br>Systems    | device drivers            | <ul> <li>Defined by instructions (operations) and operand<br/>locations</li> </ul>           |  |  |  |
| Architecture            | instructions<br>registers | • Microarchitecture: how to implement an   |  |  |  |
| Micro-<br>architecture  | datapaths<br>controllers  | architecture in hardware (covered in great<br>detail later)                                  |  |  |  |
| Logic                   | adders<br>memories        | The microarchitecture is built out of "logic" circuits and memory elements (this semester).  |  |  |  |
| Digital<br>Circuits     | AND gates<br>NOT gates    | All logic circuits and memory elements are   |  |  |  |
| Analog<br>Circuits      | amplifiers<br>filters     | implemented in the physical world with<br>transistors.                                       |  |  |  |
| Devices                 | transistors<br>diodes     | This semester we will implement our projects     using circuits on EPGAs (field programmable |  |  |  |
| Physics                 | electrons                 | gate arrays).  |  |  |  |
| Spring 2011             |                           | EECS150 lec01-intro Page 31  |  |  |  |



#### Extra Slides

Spring 2011

EECS150 lec01-intro

Page 33

## **MIPS Register Definitions**

| Name      | Register Number | Usage                    |
|-----------|-----------------|--------------------------|
| \$0       | 0               | the constant value 0     |
| \$at 1    |                 | assembler temporary      |
| \$v0-\$v1 | 2-3             | procedure return values  |
| \$a0-\$a3 | 4-7             | procedure arguments      |
| \$t0-\$t7 | 8-15            | temporaries              |
| \$s0-\$s7 | 16-23           | saved variables          |
| \$t8-\$t9 | 24-25           | more temporaries         |
| \$k0-\$k1 | 26-27           | OS temporaries           |
| \$gp      | 28              | global pointer           |
| \$sp      | 29              | stack pointer            |
| \$fp      | 30              | frame pointer            |
| \$ra      | 31              | procedure return address |

#### Instruction Format Review



**R-Type Instructions** 

- *Register-type*
- 3 register operands:
  - rs, rt: source registers
  - rd: destination register
- Other fields:
  - op: the *operation code* or *opcode* (0 for R-type instructions)
  - funct: the function

together, the opcode and function tell the computer what operation to perform

- shamt: the *shift amount* for shift instructions, otherwise it's 0

| ор     | rs     | rt     | rd     | shamt  | funct  |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

#### <u>R-Type Examples</u>

#### **Assembly Code**

add \$s0, \$s1, \$s2 sub \$t0, \$t3, \$t5

| Field Values |        |        |        |        |        |  |  |
|--------------|--------|--------|--------|--------|--------|--|--|
| ор           | rs     | rt     | rd     | shamt  | funct  |  |  |
| 0            | 17     | 18     | 16     | 0      | 32     |  |  |
| 0            | 11     | 13     | 8      | 0      | 34     |  |  |
| 6 bits       | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |  |  |

#### Machine Code

| ор     | rs     | rt     | rd     | shamt  | funct  |              |
|--------|--------|--------|--------|--------|--------|--------------|
| 000000 | 10001  | 10010  | 10000  | 00000  | 100000 | (0x02328020) |
| 000000 | 01011  | 01101  | 01000  | 00000  | 100010 | (0x016D4022) |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |              |

Note the order of registers in the assembly code:

| add | rd, | rs, | rt |
|-----|-----|-----|----|
|     | ,   | ,   |    |

Spring 2011EECS150 lec01-introPage 37

I-Type Instructions

- *Immediate-type*
- 3 operands:
  - rs, rt: register operands
  - imm: 16-bit two's complement immediate
- Other fields:
  - op: the opcode
  - Simplicity favors regularity: all instructions have opcode
  - Operation is completely determined by the opcode

| I-Type |        |        |         |  |  |  |
|--------|--------|--------|---------|--|--|--|
| ор     | rs     | rt     | imm     |  |  |  |
| 6 bits | 5 bits | 5 bits | 16 bits |  |  |  |

## I-Type Examples



# <u>J-Type</u>

- Jump-type
- 26-bit address operand (addr)
- Used for jump instructions (j)

# **J-Type**

| ор     | addr    |
|--------|---------|
| 6 bits | 26 bits |

# MIPS150 Project Instruction Summary (SP09)

| mnemonic | description            | type |
|----------|------------------------|------|
| lw       | load word              | 1    |
| SW       | store word             |      |
| beq      | branch if equal        | 1    |
| bne      | branch if not equal    |      |
| addu     | add                    | R    |
| subu     | subtract               | R    |
| or       | bitwise or             | B    |
| slt      | set less than          | B    |
| sll      | shift left logical     | R    |
| sra      | shift right arithmetic | R    |
| addiu    | add immediate          | 1    |
| andi     | and immediate          | 1    |
| ori      | or immediate           | 1    |
| jr       | iump register          | B    |
| jal      | iump and link          | J    |

Spring 2011

EECS150 lec01-intro

Page 41