EECS150 - Digital Design

Lecture 5 - Verilog Introduction

Feb 1, 2011 John Wawrzynek

Spring 2011

EECS150 - LecO5-Verilog


Page 1

<u>Outline</u>

- Background and History of Hardware Description
- Brief Introduction to Verilog Basics
- Lots of examples
 - structural, data-flow, behavioral
- Verilog in EECS150

Design Entry

- Schematic entry/editing used to be the standard method in industry and universities.
- Used in EECS150 until 2002
- Schematics are intuitive. They match our use of gate-level or block diagrams.
- © Somewhat physical. They imply a physical implementation.
- 😕 Require a special tool (editor).
- Onless hierarchy is carefully designed, schematics can be confusing and difficult to follow on large designs.



- Hardware Description Languages (HDLs) are the new standard
 - except for PC board design, where schematics are still used.

Spring 2011

```
EECS150 - LecO5-Verilog
```

Page 3

Hardware Description Languages

• Basic Idea:

- Language constructs describe circuits with two basic forms:
- Structural descriptions: connections of components. Nearly one-to-one correspondence to with schematic diagram.
- Behavioral descriptions: use highlevel constructs (similar to conventional programming) to describe the circuit function.
- Originally invented for simulation.
 - Now "logic synthesis" tools exist to automatically convert from HDL source to circuits.
 - High-level constructs greatly improves designer productivity.
 - However, this may lead you to falsely believe that hardware design can be reduced to writing programs!*

"Structural" example:

```
Decoder(output x0,x1,x2,x3;
                       inputs a,b)
 ł
    wire abar, bbar;
    inv(bbar, b);
    inv(abar, a);
    and(x0, abar, bbar);
    and(x1, abar, b
                       );
    and(x2, a,
                   bbar);
    and(x3, a,
                   b
                        );
 }
"Behavioral" example:
Decoder (output x0, x1, x2, x3;
                       inputs a,b)
 ł
    case [a b]
              00: [x0 x1 x2 x3] = 0x1;
              01: [x0 x1 x2 x3] = 0x2;
              10: [x0 x1 x2 x3] = 0x4;
              11: [x0 x1 x2 x3] = 0x8;
     endcase:
 }
```


Warning: this is a fake HDL!

LecO5-Verilog

Page 4

*Describing hardware with a language is similar, however, to writing a parallel program.

Sample Design Methodology



Note: This in not the entire story. Other tools are useful for analyzing HDL specifications. More on this later.

Spring 2011

EECS150 - LecO5-Verilog

Page 5

Verilog

• A brief history:

- Originated at Automated Integrated Design Systems (renamed Gateway) in 1985.
 Acquired by Cadence in 1989.
- Invented as simulation language. Synthesis was an afterthought. Many of the basic techniques for synthesis were developed at Berkeley in the 80's and applied commercially in the 90's.
- Around the same time as the origin of Verilog, the US Department of Defense developed VHDL (A double acronym! VSIC (Very High-Speed Integrated Circuit) HDL). Because it was in the public domain it began to grow in popularity.
- Afraid of losing market share, Cadence opened Verilog to the public in 1990.
- An IEEE working group was established in 1993, and ratified IEEE Standard 1394 (Verilog) in 1995. We use IEEE Std 1364-2001.
- Verilog is the language of choice of Silicon Valley companies, initially because of high-quality tool support and its similarity to C-language syntax.
- VHDL is still popular within the government, in Europe and Japan, and some Universities.
- Most major CAD frameworks now support both.
- Latest Verilog version is "system Verilog".
- Latest HDL: C++ based. OSCI (Open System C Initiative).

Spring 2011

Verilog Introduction

- A module definition describes a component in a circuit
- Two ways to describe module contents:
 - Structural Verilog
 - List of sub-components and how they are connected
 - Just like schematics, but using text
 - tedious to write, hard to decode
 - You get precise control over circuit details
 - May be necessary to map to special resources of the FPGA
 - Behavioral Verilog
 - Describe what a component does, not how it does it
 - Synthesized into a circuit that has this behavior
 - Result is only as good as the tools
- Build up a hierarchy of modules. Top-level module is your entire design (or the environment to test your design).

```
Spring 2011
```

EECS150 - LecO5-Verilog

Page 7


Verilog Modules and Instantiation

- Modules define circuit components.
- Instantiation defines hierarchy of the design.

name port list
module addr_cell (a, b, cin, s, cout);
input a, b, cin;
output s, cout; port declarations (input,
output, or inout)
module body
endmodule
module adder (A, B, S); Instance of addr_cell
addr_cell acl (... connections ...);
endmodule 8


Note: A module is not a function in the C sense. There is no call and return mechanism. Think of it more like a hierarchical data structure.

Structural Model - XOR example




Undeclared variables assumed to be wires. Don't let this happen to you!
 Spring 2011 EECS150 - LecO5-Verilog Page 9





Instantiation, Signal Array, Named ports



Simple Behavioral Model

<pre>module foo (out, in1, in2);</pre>					
input	<pre>in1, in2;</pre>				
output out;		"continuous assignment"			
assign ou	t = in1 & in2;	Connects out to be the "and" of in1 and in2.			

endmodule

Shorthand for explicit instantiation of "and" gate (in this case).

The assignment continuously happens, therefore any change on the rhs is reflected in out immediately (except for the small delay associated with the implementation of the &).

Not like an assignment in C that takes place when the program counter gets to that place in the program.

Continuous Assignment Examples

	wire [3:0] X,Y,R; wire [7:0] P;					
assign $R = X (Y \& ~Z);$	wire r, a, cout, cin;					
assign r = &X example reduction operator						
assign R = (a == 1'b0) ? X : Y; conditional operator						
assign P = 8'hff; example constants						
assign P = X * Y; arithmetic operators (use with care!)						
assign $P[7:0] = \{4\{X[3]\}, X[3:0]\}; $ (ex: sign-extension)						
assign {cout, R } = X + Y + cin; bit field concatenation						
assign Y = A << 2; bit shift operator						
assign $Y = \{A[1], A[0], 1'b0, 1'b0\}; \leftarrow equivalent bit shift$						
Spring 2011 EECS150 - Lec05-	Verilog Page 13					

Verilog Operators

Verilog Operator	Name	Functional Group	· > >=	greater than greater than or equal to	Relational Relational
0	bit-select or part-select		< <=	less than less than or equal to	Relational Relational
()	parenthesis		== !=	logical equality logical inequality	Equality Equality
 ~ & 	logical negation negation reduction AND reduction OR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction	==== !==	case equality case inequality	Equality Equality
~& ~!	reduction NAND reduction NOR		&	bit-wise AND	Bit-wise
~1 ~^ or ^~	reduction XOR reduction XNOR		^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
+	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic	I	bit-wise OR	Bit-wise
{}	concatenation	Concatenation	&&	logical AND	Logical
{{}}	replication	Replication	11	logical OR	Logical
*	multiply	Arithmetic	?:	conditional	Conditional
/ %	divide modulus	Arithmetic Arithmetic Arithmetic	•		
+ -	binary plus binary minus	Arithmetic Arithmetic			
<< >>	shift left shift right	Shift Shift			

Verilog Numbers

```
Constants:
```

- 14 ordinary decimal number
- -14 2's complement representation
- **12'b0000 0100 0110** binary number ("_" is ignored)
- 12'h046 hexadecimal number with 12 bits

Signal Values:

By default, Values are unsigned

```
e.g., C[4:0] = A[3:0] + B[3:0];
if A = 0110 (6) and B = 1010(-6)
  C = 10000 not 00000
i.e., B is zero-padded, not sign-extended
```

wire signed [31:0] x;

Declares a signed (2's complement) signal array.

Spring 2011

```
EECS150 - LecO5-Verilog
```

Page 15

Non-continuous Assignments

A bit strange from a hardware specification point of view. Shows off Verilog roots as a simulation language.

```
"always" block example:
module and or gate (out, in1, in2, in3);
   input
               in1, in2, in3;
   output
               out;
                         "reg" type declaration. Not really a register
   req
               out;
                             in this case. Just a Verilog rule.
   always @(in1 or in2 or in3) begin
      out = \(in1 & in2) | in3;
                                              "sensitivity" list,
   end
                keyword
                                             triggers the action in
                                                 the body.
endmodule

    brackets multiple statements

                              (not necessary in this example.
 Isn't this just: assign out = (in1 & in2) | in3;?
                                         Why bother?
```

Spring 2011

Always Blocks

Always blocks give us some constructs that are impossible or awkward in continuous assignments.

case statement example:

```
module mux4 (in0, in1, in2, in3, select, out);
    input in0,in1,in2,in3;
    input [1:0] select;
   output
                out;
   reg
                  out;
   always @ (in0 in1 in2 in3 select)
      case (select)
             2'b00: out=in0; The statement(s) corresponding
      _ _ _ _ _ _ _ _ _
              _ ut=in2; to whichever constant matches
2'b11: out=in3; "select" act are "
keyword
       endcase
endmodule // mux4
         Couldn't we just do this with nested "if"s?
 Spring 2011
                                          Well yes and no! Page 17
                         EECS150 - LecO5-Verilog
```

Always Blocks

Nested if-else example:

```
module mux4 (in0, in1, in2, in3, select, out);
input in0,in1,in2,in3;
input [1:0] select;
output out;
reg out;
always @ (in0 in1 in2 in3 select)
if (select == 2'b00) out=in0;
else if (select == 2'b01) out=in1;
else if (select == 2'b10) out=in2;
else out=in3;
endmodule // mux4
```


Nested if structure leads to "priority logic" structure, with different delays for different inputs (in3 to out delay > than in0 to out delay). Case version treats all inputs the same.

Spring 2011

State Elements


Always blocks are the only way to specify the "behavior" of state elements. Synthesis tools will turn state element behaviors into state element instances.


D-flip-flop with synchronous set and reset example:




Spring 2011 How would you add an CE (clock enable) input? Page 19

Finite State Machines







Bonus Exam x2 x1 x0 LD xЗ FF FF FF FF out clk //Parallel to Serial converter module ParToSer(LD, X, out, CLK); input [3:0] X; "always @ (posedge CLK)" forces Q register input LD, clk; to be rewritten every cycle. output out; reg out; ">>" operator does right shift (shifts in a reg [3:0] Q; zero on the left). assign out = Q[0]; always @ (posedge clk) Shifts can be done with concatenation. if (LD) $Q \le X;$ else Q <= Q>>1; Continuous assign example: endmodule // mux2 wire [3:0] A, B; assign $B = \{1'b0, A[3:1]\}$

Spring 2011

EECS150 - LecO5-Verilog

Page 23

Verilog in EECS150

- We will primarily use **behavioral modeling** along with instantiation to 1) build hierarchy and, 2) map to FPGA resources not supported by synthesis.
- Favor continuous assign and avoid always blocks unless:
 - no other alternative: ex: state elements, case
 - helps readability and clarity of code: ex: large nested if else
- Use named ports. ٠
- Verilog is a big language. This is only an introduction.
 - Our text book is a good source. Read and use chapter 4.
 - Be careful of what you read on the web. Many bad examples out there.
 - We will be introducing more useful constructs throughout the semester. Stay tuned!

Final thoughts on Verilog Examples

Verilog looks like C, but it describes hardware Multiple physical elements with parallel activities and temporal relationships.

A large part of digital design is knowing how to write Verilog that gets you the desired circuit. <u>First understand the circuit</u> <u>you want then figure out how to code it in Verilog</u>. If you do one of these activities without the other, you will struggle. These two activities will merge at some point for you.

Be suspicious of the synthesis tools! Check the output of the tools to make sure you get what you want.

Spring 2011

EECS150 - LecO5-Verilog

Page 25