EECS150 - Digital Design

<u>Lecture 10 - Project Introduction</u> <u>Part 1</u>

Feb 17, 2011 John Wawrzynek


 Spring 2011
 EECS150 - Lec10-proj1
 Page 1

Project Overview

- A. MIPS150 pipeline structure
- B. Serial Interface
- C. Memories, project memories and FPGAs
- D. Video subsystem
- E. Ethernet Interface
- F. Project specification and grading standard


Spring 2011 EECS150 - Lec10-proj1 Page 2

MIPS 5-stage Pipeline Review



MIPS 5-stage Pipeline

Control Hazard Example




Register values are known here, move branch compare and target address generation to here.

Still one remaining cycle of branch delay. "Architected branch delay slot" on MIPS allows compiler to deal with the delay. Other processors without architected branch-delay slot use branch predictors or pipeline stalling.

MIPS 5-stage Pipeline

Data Hazard Example




New value is actually known here. Send it directly from the output register of the the ALU to its input (and also down the pipeline to the register file).

Logic must be added to detect when such a hazard exists and control multiplexors to forward correct value to ALU. No alternative except to stall pipeline (thus hurting performance).

 Spring 2011
 EECS150 - Lec10-proj1
 Page 5

MIPS 5-stage Pipeline

Load Hazard Example



"Architected load delay slot" on MIPS allows compiler to deal with the delay. Note, regfile still needs to be bypassed.

No other alternative except for stalling.

Processor Pipelining

Deeper pipeline example.

IF	:1	IF2	ID	X1	X2	M1	M2	WB		
		IF1	IF2	ID	X1	X2	M1	M2	WB	

Deeper pipelines => less logic per stage => high clock rate.

Deeper pipelines => more hazards => more cost and/or higher CPI.

Cycles per instruction might go up because of unresolvable hazards.

Remember, Performance = # instructions X Frequency_{clk} / CPI

How about shorter pipelines ... Less cost, less performance

 Spring 2011
 EECS150 - Lec10-proj1
 Page 7

MIPS150 Pipeline


The blocks in the datapath with the greatest delay are: IMEM, ALU, and DMEM. Allocate one pipeline stage to each:

Use PC register as address Use ALU to Access data memory or I/O to IMEM and retrieve next compute result, device for load or store. instruction. Instruction gets memory address, Allow for setup time for stored in a pipeline register, or compare register file write. also called "instruction registers for register", in this case. branch.

Most details you will need to work out for yourself. Some details to follow ... In particular, let's look at hazards.

MIPS 3-stage Pipeline

Control Hazard Example




Therefore no extra logic is required.

 Spring 2011
 EECS150 - Lec10-proj1
 Page 9

MIPS 3-stage Pipeline


Load Hazard



"Architected load delay slot" on MIPS allows compiler to deal with the delay. No regfile bypassing needed here assuming regfile "write before read".

MIPS 3-stage Pipeline

Data Hazard




Ways to fix:

- 1. Stall the pipeline behind first add to wait for result to appear in register file. NOT ALLOWED this semester.
- 2. Selectively forward ALU result back to input of ALU.
- Need to add mux at input to ALU, add control logic to sense when to activate. A bit complex to design. Check book for details.

 Spring 2011
 EECS150 - Lec10-proj1
 Page 11

Project CPU Pipelining Summary




- · Pipeline rules:
 - Writes/reads to/from DMem use leading edge of "M"
 - Writes to RegFile use trailing edge of "M"
 - Instruction Decode and Register File access is up to you.
- · 1 Load Delay Slot, 1 Branch Delay Slot
 - No Stalling may be used to accommodate pipeline hazards (in final version).
- · Other:
 - Target frequency to be announced later (50-100MHz)
 - Minimize cost
 - Posedge clocking only

Background for Lab Next Week

 Spring 2011
 EECS150 - Lec10-proj1
 Page 13


Final Project: Spring 2011




- Executes most commonly used MIPS instructions.
- Pipelined (high performance) implementation.
- Serial console interface for shell interaction, debugging.
- Ethernet interface for high-speed file transfer.
- Video interface for display with 2-D vector graphics acceleration.
- Supported by a C language compiler.

Spring 2010 EECS150 lec01-intro Page 14

Board-level Physical Serial Port




FPGA Serial Port



MIPS uses Memory Mapped I/O

- Certain addresses are not regular memory
- Instead, they correspond to registers in I/O devices




Processor Checks Status before Acting

- Path to device generally has 2 registers:
 - Control Register, says it's OK to read/write (I/O ready) [think of a flagman on a road]
 - · Data Register, holds data for transfer
- Processor reads from Control Register in loop, waiting for device to set Ready bit in Control reg $(0 \Rightarrow 1)$ to say its OK
- Processor then loads from (input) or writes to (output) data register

MIPS150 Serial Line Interface

- Serial-Line Interface is a memory-mapped device.
- Modeled after SPIM terminal/keyboard interface.
 - Read from keyboard (receiver); 2 device regs
 - · Writes to terminal (transmitter); 2 device regs



Serial I/O

- Control register rightmost bit (0): Ready
 - Receiver: Ready==1 means character in Data Register not yet been read;
 - $1 \Rightarrow 0$ when data is read from Data Reg
 - Transmitter: Ready==1 means transmitter is ready to accept a new character;
 - $0 \Rightarrow$ Transmitter still busy writing last char
 - I.E. bit (not used in our implementation)
- Data register rightmost byte has data
 - Receiver: last char from serial port; rest = 0
 - Transmitter: when write rightmost byte, writes goes to serial port.

"Polling" MIPS code

Input: Read from keyboard into \$v0

lui \$t0, 0xffff #ffff0000

Waitloop1: lw \$t1, 0(\$t0) #control

andi \$t1,\$t1,0x1

beq \$t1,\$zero, Waitloop1
lw \$v0, 4(\$t0) #data

· Output: Write to display from \$a0

lui \$t0, 0xffff #ffff0000

Waitloop2: lw \$t1, 8(\$t0) #control

andi \$t1,\$t1,0x1

beq \$t1,\$zero, Waitloop2
sw \$a0, 12(\$t0) #data