


# EECS150 - Digital Design

## Lecture 14 - Project Description,

### Part 4

March 3, 2011  
John Wawrzynek


## MIPS150 Video Subsystem



- Gives software ability to display information on screen.
- Equivalent to standard graphics cards:
  - Processor can directly write the display bit map
  - 2D Graphics acceleration

# “Framebuffer” HW/SW Interface

- A range of memory addresses correspond to the display.
- CPU writes (using sw instruction) pixel values to change display.
- No synchronization required. Independent process reads pixels from memory and sends them to the display interface at the required rate.




Spring 2011

EECS150 - Lec14-proj4

Page 3

## Framebuffer Implementation

- Framebuffer like a simple dual-ported memory.  
Two independent processes access framebuffer:



- How big is this memory and how do we implement it? For us:


**1024 x 768 pixels/frame x 24 bits/pixel**

Spring 2011

EECS150 - Lec14-proj4

Page 4

# Memory Mapped Framebuffer



- Total memory bandwidth needed to support frame buffer?


## Frame Buffer Implementation

- Which XUP memory resource to use?
- Memory Capacity Summary:
  - LUT RAM
  - Block RAM
  - External SRAM
  - External DRAM
- DRAM bandwidth:

# Framebuffer Details

768 lines, 1024 pixels/line = 786,432 pixel locations

MIPS address map




XUP DRAM memory capacity: 256 MBytes (in external DRAM).

With Byte addressed memory, best to use 4 Bytes/pixel

Starting each line on a multiple of 4K leads to independent X and Y address: {Y[9:0] ; X[11:2]}  
Y == row number, X == pixel in row


# Frame Buffer Physical Interface

**Processor Side:** provides a memory mapped programming interface to video display.




# Physical Video Interface

**DVI connector:**  
accommodates  
analog and  
digital formats



DVI Transmitter Chip, Chrontel 7301C.



Implements standard signaling voltage levels for video monitors.  
Digital to analog conversion for analog display formats.


Spring 2011

EECS150 - Lec14-proj4

Page 9

# Framebuffer Details 2009

- One pixel value per memory location.



- Note, that with only 4 bits/pixel, we could assign more than one pixel per memory location. Ruled out by us, as it complicated software.

Spring 2011

EECS150 - Lec14-proj4


Page 10

# Color Map

4 bits per pixel, allows software to assign each screen location, one of 16 different colors.

However, physical display interface uses 8 bits / pixel-color. Therefore entire pallet is  $2^{24}$  colors.

Color Map converts 4 bit pixel values to 24 bit colors.




Color map is memory mapped to CPU address space, so software can set the color table. Addresses: **0x8040\_0000** **0x8040\_003C**, one 24-bit entry per memory address.


# Memory Mapped Framebuffer 2010

- A range of memory addresses correspond to the display.
- CPU writes (using sw instruction) pixel values to change display.
- No handshaking required. Independent process reads pixels from memory and sends them to the display interface at the required rate.

## MIPS address map




# Framebuffer Details 2010



- Note, that we assign only one 16 bit pixel per memory location.
- Two pixel address map to one address in the SRAM (it is 32bits wide).
- Only part of the mapped memory range occupied with physical memory.

# XUP Board External SRAM



**IS61NLP25636A/IS61NVP25636A**  
**IS61NLP51218A/IS61NVP51218A**




**256K x 36** and 512K x 18

**9Mb, PIPELINE 'NO WAIT' STATE BUS**  
**SRAM**

MARCH 2008

BLOCK DIAGRAM



**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADV	Synchronous Burst Address Advance
$\overline{BWa}$ - $\overline{BWd}$	Synchronous Byte Write Enable
$\overline{WE}$	Write Enable
CKE	Clock Enable
Vss	Ground for Core
NC	Not Connected
$\overline{CE}$ , CE2, $\overline{CE2}$	Synchronous Chip Enable
$\overline{OE}$	Output Enable
DQa-DQd	Synchronous Data Input/Output
DQP <sub>a</sub> -DQP <sub>d</sub>	Parity Data I/O
MODE	Burst Sequence Selection
V <sub>DD</sub>	+3.3V/2.5V Power Supply
V <sub>SS</sub>	Ground for output Buffer
V <sub>DDO</sub>	Isolated Output Buffer Supply: +3.3V/2.5V
ZZ	Snooze Enable

Spring 2011

What frame buffer configuration is possible?

Page 15