# EECS150 - Digital Design

Lecture 15 - Project Description,

#### Part 5

March 8, 2011 John Wawrzynek

Spring 2011

EECS150 - Lec15-proj5

Page 1

#### Announcements

• Exam in lab tomorrow evening 6pm.

# MIPS150 Video Subsystem



- Gives software ability to display information on screen.
- Equivalent to standard graphics cards:
  - Processor can directly write the display bit map
  - 2D Graphics acceleration

```
Spring 2011
```

```
EECS150 - Lec15-proj5
```

```
Page 3
```

# **Graphics Software**

"Clearing" the screen - fill the entire screen with same color

```
Remember Framebuffer base address: 0x8000_0000
Size: 1024 x 768
```

```
clear: # a0 holds 4-bit pixel color
        # t0 holds the pixel pointer
               $t0, $0, 0x8000
$t0. $t0. 16
        ori
                                       # top half of frame address
        sll
               $t0, $t0, 16
                                      # form framebuffer beginning address
        # t2 holds the framebuffer max address
        ori
               $t2, $0, 768
                                       # 768 rows
        sll
               $t2, $t2, 12
                                       # * 1K pixels/row * 4 Bytes/address
        addu
               $t2, $t2, $t0
                                       # form ending address
       addiu
              $t2, $t2, -4
                                       # minus one word address
        # the write loop
LO:
               $a0, 0($t0)
                                       # write the pixel
        SW
               $t0, $t2, L0
                                       # loop until done
        bneq
        addiu
               $t0, $t0, 4
                                       # bump pointer
       jr
               $ra
```

How long does this take? What do we need to know to answer? How does this compare to the frame rate?

```
Spring 2011 EECS150 - Lec15-proj5
```

	<u> </u>	<u>pti</u> i	<u>mized Cle</u>	<u>ear Routine</u>
clear:	•	Aı	mortizing the lo	oop overhead.
	# the w	vrite ]	Loop	
LO:	sw	\$a0,	0(\$t0)	<pre># write some pixels</pre>
	sw	\$a0,	4(\$t0)	
	sw	\$a0,	8(\$t0)	
	sw	\$a0,	12(\$t0)	
	sw	\$a0,	16(\$t0)	
	sw	\$a0,	20(\$t0)	
	SW	\$a0,	24(\$t0)	
	sw	\$a0,	28(\$t0)	
	SW	\$a0,	32(\$t0)	
	SW	\$a0,	36(\$t0)	
	SW	\$a0,	40(\$t0)	
	SW	\$a0,	44(\$t0)	
	SW	\$a0,	48(\$t0)	
	SW	\$a0,	52(\$t0)	
	SW	\$a0,	56(\$t0)	
	SW	\$a0,	60(\$t0)	
	bneq	\$t0,	\$t2, L0	<pre># loop until done</pre>
	addiu	\$t0,	\$t0, 64	<pre># bump pointer</pre>
	jr	\$ra		
	Wha	at's tl	he performance	e of this one?

Spring 2011

EECS150 - Lec15-proj5

Page 5

### Line Drawing

0	1	2	3	4	5	6	7	8	9	10	11	12
1	~	_										
2				_								
3						<u> </u>	_					
4									-			
5											<b>`</b>	
6												
7												

From  $(x_0, y_0)$  to  $(x_1, y_1)$ 

Line equation defines all the points:

$$y - y_0 = \frac{y_1 - y_0}{x_1 - x_0} (x - x_0)$$

For each x value, could compute y, with:  $\frac{y_1 - y_0}{x_1 - x_0}(x - x_0) + y_0$ then round to the nearest integer y value.

#### Slope can be precomputed, but still requires floating point \* and + in the loop: slow or expensive!

Spring 2011

Λ

### **Bresenham Line Drawing Algorithm**

Developed by Jack E. Bresenham in 1962 at IBM.

"I was working in the computation lab at IBM's San Jose development lab. A Calcomp plotter had been attached to an IBM 1401 via the 1407 typewriter console. ...





- Computers of the day, slow at complex arithmetic operations, such as multiply, especially on floating point numbers.
- Bresenham's algorithm works with integers and without multiply or divide.
- Simplicity makes it appropriate for inexpensive hardware implementation.
- With extension, can be used for drawing circles.

Spring 2011

EECS150 - Lec15-proj5

Page 7

# Line Drawing Algorithm

-	Γh	is	ve	ers	sio	n d	15:	Sul	me	25:		X0	$< x_1, y_0 < y_1, slope = < 45$ degrees
												f	function line(x0, x1, y0, y1) int deltax := x1 - x0
0	1	2	3	4	5	6	7	8	9	10	11	12	int deltay := y1 - y0
1	~	_											int error := deltax / 2
2				_									int y := y0
3						<u> </u>	_						for x from x0 to x1
4									-				plot(x,y)
5											<b>`</b>		error := error - deltay
6													if error $< 0$ then
7													$v \cdot = v + 1$
		-		-	-		-	-		-	•		error := error + deltax

Note: error starts at deltax/2 and gets decremented by deltay for each x, y gets incremented when error goes negative, therefore y gets incremented at a rate proportional to deltax/deltay.

### Line Drawing, Examples

0	1	2	3	4	5	6	7	8	9	10	11	12
1	-											
2										_		
3												
4												
5												
6												
7												

deltay = 1 (very low slope). y only gets incremented once (halfway between x0 and x1)



deltay = deltax (45 degrees, max slope). y gets incremented for every x

Spring 2011

EECS150 - Lec15-proj5

Page 9

### **Line Drawing Example**

0	1	2	3	4	5	6	7	8	9	10	11	12	$(1\ 1) \rightarrow (11\ 5)$
1													
2													d-14
3													deftax = 10, deftay = 4, error = $10/2 = 5$ , y = 1
4									-				x = 1: plot(1,1)
5											<b>`</b>		error = 5 - 4 = 1 x = 5; plot(5.3)
6													error = 9 - 4 = 5
7													x = 2: plot(2,1)
fu	nct in	io: it (	n 1 del	in ta	e() x :	د0, =	x1 x1	L, -	у0 х0	, Y	·1)		y = 1 + 1 = 2   x = 6: plot(6,3) error = -3 + 10 = 7 error = 5 - 4 = 1
	in in in fo	it ( it ( it ) or :	del err y : x f	ta or = ro	y: := y0 m >	:= = d :0	yl elt to	- ax x1	уО /	2			x = 3: plot(3,2) error = 7 - 4 = 3 y = 3 + 1 = 4 error = 3 + 10 = 7
		p e	lot rrc	:(x or	,y) :=	er	roi	c –	d	elt	ay		x = 4: plot(4,2) error = 3 - 4 = -1
		i	fe	err	or	<	0 t	he	n		_		y = 2 + 1 = 3
			Y	: :	= 7	; +	1						error = -1 + 10 = 9
			e	err	or	:=	eı	cro	r ·	+ d	lel <sup>.</sup>	tax	

### **<u>C Version</u>**

#define SWAP(x, y) (x  $^{=}$  y  $^{=}$  x  $^{=}$  y) #define ABS(x) (((x)<0) ? -(x) : (x))void line(int x0, int y0, int x1, int y1) { char steep = (ABS(y1 - y0) > ABS(x1 - x0)) ? 1 : 0; if (steep) { SWAP(x0, y0); SWAP(x1, y1); if (x0 > x1) { SWAP(x0, x1); SWAP(y0, y1); int deltax = x1 - x0;int deltay = ABS(y1 - y0); int error = deltax / 2; int ystep; int y = y0 int x; ystep = (y0 < y1) ? 1 : -1; for (x = x0; x <= x1; x++) {</pre> if (steep) plot(y,x); else plot(x,y); error = error - deltay; if (error < 0) { y += ystep; error += deltax; } } }



Modified to work in any quadrant and for any slope.

Estimate software performance (MIPS version)

What's needed to do it in hardware?

Goal is one pixel per cycle. Pipelining might be necessary.

Page 11

# Hardware Implementation Notes

Read-only control register	0x8040_0064:		ready →
	0x8040_0060:	32 CO	olor
	0x8040_005c:		<b>y</b> 1
Write-only trigger	0x8040_0058:		<b>X</b> 1
registers	0x8040_0054:		Y0
	0x8040_0050:		X0
	0x8040 004c:		<b>y</b> 1
Write-only non-trigger	0x8040_0048:		<b>X</b> 1
registers	0x8040_0044:		y0
	0x8040_0040:		X0
	_	10	0

- CPU initializes line engine by sending pair of points and color value to use. Writes to 0x8040\_005\* trigger engine.
- Framebuffer has one write port Shared by CPU and line engine. Priority to CPU - Line engine stalls when CPU writes.

# MIPS150 Project Block Diagram



- Ethernet interface allows connection to a LAN.
- Important for high-speed data-transfer.
- How much faster is it than Serial interface?

Spring 2011

EECS150 - Lec15-proj5

Page 13



- A LAN is made up physically of a set of switches, connections (wired or wireless), and hosts. Routers and gateways provide connectivity out to other LANs and to the internet.
- Ethernet defines a set of standards for data-rate (10/100Mbps, 1/10Gbps), and signaling to allow switches and computers to communicate. Spring 2011

- Most Ethernet implementations these days are "switched" (point to point connections between switches and hosts, no contention or collisions).
  - Information travels in variable sized blocks, called Ethernet Frames, each frame includes preamble, header (control) information, data, and error checking. We usually call these packets.

Preamble	MAC	Payload	CRC
(o bytes)	neauer		

- Preamble is a fixed pattern used by ٠ receivers to synchronize their clocks to the data.
- Link level protocol on Ethernet is called the Medium Access Control (MAC) protocol. It defines the format of the packets.

#### Ethernet Medium Access Control (MAC)

-	<b>↓</b> 14	bytes ——		🛥 46-1500 bytes 🗕 🕨 🖛	4 bytes
	destination address	source address	type	data.	CRC

- MAC protocol encapsulates a payload by adding a 14 byte header before the data and a 4-byte cyclic redundancy check (CRC) after the data.
- A 6-byte **destination address**, specifies either a single recipient node (unicast mode), a group of recipient nodes (multicast mode), or the set of all recipient nodes (broadcast mode).
- A 6-byte **source address**, is set to the sender's globally unique node address. Its common function is to allow address learning which may be used to configure the filter tables in switches.
- A 2-byte type field, identifies the type of protocol being carried (e.g. 0x0800 for IP protocol).
- The **CRC** provides error detection in the case where line errors result in corruption of the MAC frame. In most applications a frame with an invalid CRC is discarded by the MAC receiver.

Spring 2011

EECS150 lec15-proj5

Page 15

#### Protocol Stacks

- Usual case is that MAC protocol encapsulates IP (internet protocol) which in turn encapsulates TCP (transport control protocol) with in turn encapsulates the application layer. Each layer adds its own headers (with MAC as the first).
- Other protocols exist for other network services (ex: printers).
- When the reliability features (retransmission) of TCP are not needed, UDP/IP is used. Gaming and other applications where reliability is provided at the application layer.

MAC	l aver 2
IP	Laver 3
TCP	Layer 4
application layer ex: http	Layer 5

Layer 2
Layer 3
Layer 4
Layer 5

#### CS150 File Transfers

• Our Boot Monitor program will use TFTP protocol.

MAC IP UDP TFTP

- "Trivial file transfer protocol" per packet acks for reliability.
- Server (tftpd) will run on host machine (lab machine or your laptop).
- MIPS150 acts like client (built into the boot monitor).

> get 192.148.1.0 /tmp/myfile.exe 0x40000
> put 1024 0x80000 192.148.1.0 /tmp/dump.dat



- You must interface the FPGA MAC to the CPU

CRC

- FIFO buffering, simple packet filtering
- You are welcome to write/prog a web server if interested.
   Page 17

Spring 2011

#### Standard Hardware-Network-Interface



EECS150 lec15-proj5

#### XUP Board

- Virtex-5 FPGA has basic tri-mode MAC (10/100/1000 Mbps) block on chip.
- XUP board has PHY and MAG.



- You will need to interface the MAC to your processor.
  - Handshaking circuits (polling interface)
  - Packet buffering
  - MAC header creation and filtering

Spring 2011

EECS150 lec15-proj5

Page 19