<u>EECS150 - Digital Design</u> <u>Lecture 22 - Arithmetic Blocks,</u> <u>Part 1</u>

April 10, 2011 John Wawrzynek

Spring 2011

EECS150 - Lec23-arith1

Page 1

Carry-ripple Adder Revisited

Each cell:
r_i = a_i XOR b_i XOR c_{in}
c_{out} = a_ic_{in} + a_ib_i + b_ic_{in} = c_{in}(a_i + b_i) + a_ib_i



"Full adder cell"

• 4-bit adder:



• What about subtraction?

Spring 2010

EECS150 - Lec23-arith1

Subtractor



Delay in Ripple Adders

• Ripple delay amount is a function of the data inputs:



• However, we usually only consider the worst case delay on the critical path. There is usually at least one set of input data that exposes the worst case delay.

Adders (cont.)



 $T \alpha n$, $Cost \alpha n$

How do we make it faster, perhaps with more cost?

Spring 2010

EECS150 - Lec23-arith1

Page 5



 $COST = 1.5 * COST_{ripple_adder} + (n/2 + 1) * COST_{MUX}$

Carry Select Adder





For ripple adder $T_{total} = N T_{FA}$

"cross-over" at N=3, Carry select faster for any value of N>3.

- Is sqrt(N) really the optimum?
 - From right to left increase size of each block to better match delays
 - Ex: 64-bit adder, use block sizes [12 11 10 9 8 7 7]
- How about recursively defined carry select?

٠

Carry Look-ahead Adders

- In general, for n-bit addition best we can achieve is delay α log(n)
- How do we arrange this? (think trees)
- First, reformulate basic adder stage:



Spring 2010

```
EECS150 - Lec23-arith1
```

Page 9

 $\mathbf{p}_{i} = \mathbf{a}_{i} \oplus \mathbf{b}_{i}$

 $g_i = a_i b_i$

Carry Look-ahead Adders





- So far, no advantage over ripple adder: T α N

EECS150 - Lec23-arith1

Carry Look-ahead Adders

• Expand carries:

 $\begin{array}{l} c_{0} \\ c_{1} = g_{0} + p_{0} \ c_{0} \\ c_{2} = g_{1} + p_{1}c_{1} = g_{1} + p_{1}g_{0} + p_{1}p_{0}c_{0} \\ c_{3} = g_{2} + p_{2}c_{2} = g_{2} + p_{2}g_{1} + p_{1}p_{2}g_{0} + p_{2}p_{1}p_{0}c_{0} \\ c_{4} = g_{3} + p_{3}c_{3} = g_{3} + p_{3}g_{2} + p_{3}p_{2}g_{1} + \dots \end{array}$

- Why not implement these equations directly to avoid ripple delay?
 - Lots of gates. Redundancies (full tree for each).
 - Gate with high # of inputs.
- Let's reorganize the equations. Spring 2010 EECS150 - Lec23-arith1

Page 11

Carry Look-ahead Adders

• "Group" propagate and generate signals:



- P true if the group as a whole propagates a carry to cout
- G true if the group as a whole generates a carry

$$c_{out} = G + Pc_{in}$$

• Group P and G can be generated hierarchically.







EECS150 - Lec23-arith1



Carry look-ahead Wrap-up

- Adder delay O(logN) (up then down the tree).
- Cost? Energy per add?
- Can be applied with other techniques. Group P & G signals can be generated for sub-adders, but another carry propagation technique (for instance ripple) used within the group.
 - For instance on FPGA. Ripple carry up to 32 bits is fast (1.25ns), CLA used to extend to large adders. CLA tree quickly generates carry-in for upper blocks.
- Other more complex techniques exist that can bring the delay down below O(logN), but are only efficient for very wide adders.

Spring 2011

Bit-serial Adder



- Addition of 2 n-bit numbers:
 - takes n clock cycles,
 - uses 1 FF, 1 FA cell, plus registers _
 - the bit streams may come from or go to other circuits, therefore the registers might not be needed.

Spring 2010

EECS150 - Lec23-arith1

Page 17

UG190_5_04_032606



Spring 2010

Virtex 5 Vertical Logic



Adder Final Words

Туре	Cost	Delay
Ripple	0(N)	0(N)
Carry-select	0(N)	O(sqrt(N))
Carry-lookahead	0(N)	O(log(N))

- Dynamic energy per addition for all of these is O(n).
- "O" notation hides the constants. Watch out for this!
- The cost of the carry-select is at least 2X the cost of the ripple. Cost of the CLA is probably at least 2X the cost of the carry-select.
- The actual multiplicative constants depend on the implementation details and technology.
- FPGA and ASIC synthesis tools will try to choose the best adder architecture automatically
 - assuming you specify addition using the "+" operator, as in "assign A = B + C"