

CS 152 Computer Architecture and Engineering

Lecture 2 - Simple Machine Implementations

Krste Asanovic
Electrical Engineering and Computer Sciences
University of California at Berkeley

http://www.eecs.berkeley.edu/~krste http://inst.eecs.berkeley.edu/~cs152



Last Time in Lecture 1

- Computer Science at crossroads from sequential to parallel computing
- Computer Architecture >> ISAs and RTL
 - CS152 is about interaction of hardware and software, and design of appropriate abstraction layers
- Comp. Arch. shaped by technology and applications
 - History provides lessons for the future
- Cost of software development a large constraint on architecture
 - Compatibility a key solution to software cost
- IBM 360 introduces notion of "family of machines" running same ISA but very different implementations
 - Six different machines released on same day (April 7, 1964)
 - "Future-proofing" for subsequent generations of machine



Instruction Set Architecture (ISA)

- The contract between software and hardware
- Typically described by giving all the programmervisible state (registers + memory) plus the semantics of the instructions that operate on that state
- IBM 360 was first line of machines to separate ISA from implementation (aka. *microarchitecture*)
- Many implementations possible for a given ISA
 - E.g., today you can buy AMD or Intel processors that run the x86-64 ISA.
 - E.g.2: many cellphones use the ARM ISA with implementations from many different companies including TI, Qualcomm, Samsung, Marvell, etc.
 - E.g.3., the Soviets build code-compatible clones of the IBM360, as did Amdhal after he left IBM.



Microprogramming

- Today, a brief look at microprogrammed machines
 - To show how to build very small processors with complex ISAs
 - To help you understand where CISC* machines came from
 - Because it is still used in the most common machines (x86, PowerPC, IBM360)
 - As a gentle introduction into machine structures
 - To help understand how technology drove the move to RISC*

^{*} CISC/RISC names came much later than the style of machines they refer to.




ISA to Microarchitecture Mapping

- ISA often designed with particular microarchitectural style in mind, e.g.,
 - − CISC ⇒ microcoded
 - RISC ⇒ hardwired, pipelined
 - VLIW ⇒ fixed-latency in-order parallel pipelines
 - JVM ⇒ software interpretation
- But can be implemented with any microarchitectural style
 - Intel Nehalem: hardwired pipelined CISC (x86) machine (with some microcode support)
 - Simics: Software-interpreted SPARC RISC machine
 - Intel could implement a dynamically scheduled outof-order VLIW Itanium (IA-64) processor
 - ARM Jazelle: A hardware JVM processor
 - This lecture: a microcoded RISC (MIPS) machine



Microarchitecture: Implementation of an ISA



Structure: How components are connected.


Static

Behavior: How data moves between components

Dynamic




Microcontrol Unit Maurice Wilkes, 1954





Microcoded Microarchitecture





The MIPS32 ISA

Processor State

32 32-bit GPRs, R0 always contains a 0
16 double-precision/32 single-precision FPRs
FP status register, used for FP compares & exceptions
PC, the program counter

some other special registers

Data types

8-bit byte, 16-bit half word

32-bit word for integers

32-bit word for single precision floating point

64-bit word for double precision floating point

Load/Store style instruction set

data addressing modes- immediate & indexed branch addressing modes- PC relative & register indirect Byte addressable memory- big-endian mode

All instructions are 32 bits


See H&P

Appendix B for

full description



MIPS Instruction Formats





Data Formats and Memory Addresses

Data formats:

Bytes, Half words, words and double words

Some issues

Byte addressing

Big Endian

vs. Little Endian

Мо	st Signific Byte	eant	Least Significant Byte		
	0	1	2	3	
	3	2	1	0,	

Byte Addresses

Word alignment


Suppose the memory is organized in 32-bit words.

Can a word address begin only at 0, 4, 8,?

0	1	2 3	4 5	6	7
		•			•




A Bus-based Datapath for MIPS



Microinstruction: register to register transfer (17 control signals)



Memory Module



Assumption: Memory operates independently and is slow as compared to Reg-to-Reg transfers (multiple CPU clock cycles per access)

January 21, 2010

CS152 Spring 2010



Instruction Execution

Execution of a MIPS instruction involves

- 1. instruction fetch
- 2. decode and register fetch
- 3. ALU operation
- 4. memory operation (optional)
- 5. write back to register file (optional)
 - + the computation of the next instruction address



Microprogram Fragments

instr fetch: MA ← PC

A ← PC

IR ← Memory

 $PC \leftarrow A + 4$

dispatch on OPcode

can be treated as a macro

ALU: $A \leftarrow \text{Reg}[rs]$

 $B \leftarrow \text{Reg[rt]}$

Reg[rd] ← func(A,B) do instruction fetch

ALUi: A ← Reg[rs]

B ← Imm sign extension ...

 $Reg[rt] \leftarrow Opcode(A,B)$

do instruction fetch



Microprogram Fragments (cont.)

LW: $A \leftarrow \text{Reg}[rs]$

B ← Imm

 $MA \leftarrow A + B$

Reg[rt] ← Memory

do instruction fetch

J: $A \leftarrow PC$

 $B \leftarrow IR$

PC ← JumpTarg(A,B)

do instruction fetch

beqz: $A \leftarrow \text{Reg}[rs]$

If zero?(A) then go to bz-taken

do instruction fetch

bz-taken: A ← PC

 $B \leftarrow Imm << 2$

CS152 Spring 2010

 $PC \leftarrow A + B$


do instruction fetch

JumpTarg(A,B) =

{*A*[31:28],*B*[25:0],00}



MIPS Microcontroller: first attempt





Microprogram in the ROM worksheet

_	State	Op	zero?	busy	Control points no	ext-state
	fetch ₀ fetch ₁ fetch ₁ fetch ₂ fetch ₃	* * * * ALU	* * * * * *	* yes no * *	$MA \leftarrow PC$ $IR \leftarrow Memory$ $A \leftarrow PC$ $PC \leftarrow A + 4$ $PC \leftarrow A + 4$	fetch ₁ fetch ₁ fetch ₂ fetch ₃ ?
	ALU ₀ ALU ₁ ALU ₂	* * *	* * *	* * *	A ← Reg[rs] B ← Reg[rt] Reg[rd] ← func(A,B)	ALU ₁ ALU ₂) fetch ₀



Microprogram in the ROM

State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch₁		*	yes		fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	ALU	*	*	$PC \leftarrow A + 4$	ALU_0
fetch ₃	ALUi	*	*	$PC \leftarrow A + 4$	ALUi ₀
fetch ₃	LW	*	*	$PC \leftarrow A + 4$	LW ₀
fetch ₃	SW	*	*	$PC \leftarrow A + 4$	SW_0
fetch ₃	J	*	*	$PC \leftarrow A + 4$	J_0
fetch ₃	JAL	*	*	$PC \leftarrow A + 4$	JAL ₀
fetch ₃	JR	*	*	$PC \leftarrow A + 4$	JR_0
fetch ₃	JALR	*	*	$PC \leftarrow A + 4$	JALR ₀
fetch ₃	beqz	*	*	PC ← A + 4	beqz ₀
 ALU₀	*	*	*	A ← Reg[rs]	ALU_1
ALU_1	*	*	*	B ← Reg[rt]	ALU ₂
ALU_2	*	*	*	$Reg[rd] \leftarrow func(A,B)$	_
ary 21, 2010			CS152 Spri		19



Microprogram in the ROM cont.


State	Ор	zero?	busy	Control points	next-state
$ALUi_0$	*	*	*	A ← Reg[rs]	ALUi₁
$ALUi_1^{o}$	sExt	*	*	B ← sExt ₁₆ (Imm)	ALUi ₂
$ALUi_1$	uExt	*	*	$B \leftarrow uExt_{16}(Imm)$	ALUi ₂
ALUi ₂	*	*	*	Reg[rd]← Op(A,B)	fetch ₀
\mathtt{J}_0	*	*	*	A ← PC	J_1
J_1°	*	*	*	B ← IR	J_2
J_2	*	*	*	PC ← JumpTarg(A,B)	-
beqz ₀	*	*	*	A ← Reg[rs]	$beqz_1$
$beqz_1$	*	yes	*	A ← PC	beqz ₂
$beqz_1$	*	no	*		fetch ₀
beqz ₂	*	*	*	$B \leftarrow sExt_{16}(Imm)$	beqz ₃
beqz ₃	*	*	*	PC ← A+B	fetch ₀

. . .

 $JumpTarg(A,B) = \{A[31:28],B[25:0],00\}$



Size of Control Store



$$w = 6+2$$
 $c = 17$ $s = ?$

$$c = 17$$

$$s = ?$$

no. of steps per opcode = 4 to 6 + fetch-sequence no. of states ≈ (4 steps per op-group) x op-groups + common sequences

=
$$4 \times 8 + 10$$
 states = 42 states \Rightarrow s = 6

Control ROM =
$$2^{(8+6)}$$
 x 23 bits \approx 48 Kbytes



Reducing Control Store Size

Control store has to be $fast \Rightarrow expensive$

- Reduce the ROM height (= address bits)
 - reduce inputs by extra external logic
 each input bit doubles the size of the
 control store
 - reduce states by grouping opcodes
 find common sequences of actions
 - condense input status bits
 combine all exceptions into one, i.e.,
 exception/no-exception
- Reduce the ROM width
 - restrict the next-state encoding
 Next, Dispatch on opcode, Wait for memory, ...
 - encode control signals (vertical microcode)



CS152 Administrivia

- Lab 1 coming out on Tuesday, together with PS1
- Lab 1 overview in Section, next Thursday, 2pm, 320 Soda
- Lab 1 and PS 1 due start of class Thursday Feb. 11
 - No extensions for Problem set. Zero credit afterwards.
 - Problem sets graded on 0,1,2 scale
 - Up to two free lab extensions per student, up till next class (Tuesday).
 Zero credit afterwards.
- Solutions to PS 1 released at end of same class
- Section reviewing PS 1, same Thursday at 2pm
- First Quiz, in class, Tue Feb 16, 9:30-11AM
 - Closed book, no calculators, no computers, no cellphones
- PS 2 and Lab 2 handed out day of Quiz 1




Collaboration Policy

- Can collaborate to understand problem sets, but must turn in own solution. Some problems repeated from earlier years - do not copy solutions. (Quiz problems will not be repeated...)
- Each student must complete directed portion of the lab by themselves. OK to collaborate to understand how to run labs
 - Class news group info on web site.
 - Lab reports must be readable English summaries. Zero credit for handing in output log files from experiments.
- Can work in group of up to 3 students for open-ended portion of each lab
 - OK to be in different group for each lab -just make sure to label participants' names clearly on each turned-in lab section



MIPS Controller V2



January 21, 2010



Jump Logic

```
\muPCSrc = Case \muJumpTypes
```

next \Rightarrow μ PC+1

spin \Rightarrow if (busy) then μ PC else μ PC+1

fetch ⇒ absolute

dispatch ⇒ op-group

feqz \Rightarrow if (zero) then absolute else μ PC+1

fnez \Rightarrow if (zero) then μ PC+1 else absolute



Instruction Fetch & ALU: MIPS-Controller-2

State	Control points	next-state
fetch ₀ MA	A ← PC	next
fetch ₁	IR ← Memory	spin
fetch ₂	A ← PC	next
fetch ₃	PC ← A + 4	dispatch
ALU_0 ALU_1 ALU_2	A ← Reg[rs] B ← Reg[rt] Reg[rd]←func(A,B)	next next fetch
ALUi ₀	A ← Reg[rs]	next
ALUi ₁	B ← sExt ₁₆ (Imm)	next
ALUi ₂	Reg[rd]← Op(A,B)	fetch



Load & Store: MIPS-Controller-2

State	Control points	next-state
LW ₀ LW ₁ LW ₂ LW ₃ LW ₄	A ← Reg[rs] B ← sExt ₁₆ (Imm) MA ← A+B Reg[rt] ← Memory	next next next spin fetch
SW_0 SW_1 SW_2 SW_3 SW_4	A ← Reg[rs] B ← sExt ₁₆ (Imm) MA ← A+B Memory ← Reg[rt]	next next next spin fetch



Branches: MIPS-Controller-2

State	Control points	next-state
BEQZ ₀ BEQZ ₁	A ← Reg[rs]	next fnez
$BEQZ_2$	A ← PC	next
$BEQZ_3$	$B \leftarrow sExt_{16}(Imm << 2)$	next
BEQZ ₄	PC ← A+B	fetch
BNEZ ₀	A ← Reg[rs]	next
$BNEZ_1$		feqz
BNEZ ₂	A ← PC	next
BNEZ ₃	$B \leftarrow sExt_{16}(Imm << 2)$	next
BNEZ ₄	PC ← A+B	fetch



Jumps: MIPS-Controller-2

State	Control points	next-state
J ₀ J ₁ J ₂	A ← PC B ← IR PC ← JumpTarg(A,E	next next 3) fetch
JR_0 JR_1	A ← Reg[rs] PC ← A	next fetch
JAL ₀ JAL ₁ JAL ₂ JAL ₃	$A \leftarrow PC$ $Reg[31] \leftarrow A$ $B \leftarrow IR$ $PC \leftarrow JumpTarg(A, B)$	next next next 3) fetch
JALR ₀ JALR ₁ JALR ₂ JALR ₃	$A \leftarrow PC$ $B \leftarrow Reg[rs]$ $Reg[31] \leftarrow A$ $PC \leftarrow B$	next next next fetch




VAX 11-780 Microcode , P1WFUD, 1 (600,1205) MICRO2 1F(12) 26-May-81 14:58:1 VA

				; 29744 ; 29745	HERE FO	R CALLG	OR CALLS, AFTER PROBIN	NG THE EXTENT OF THE STACK
				129746				
				129747		D-O AND	PC(T2)	CALL SITE FOR MPUSH
6557K	0	U	11F4,	, 0811,2035,0180,F910,0000,0CD8	129748	Dad NID	CALL, J/MPUSH	STRIP MASK TO BITS 11-0
				129749	, 2, , 40		CADD, O/ MPOBH	PUSH REGISTERS
				129750				PERUDA FROM MOUGH
				;29751		CACHE_D	LONG!	PUSH PC
5557K	7763K	U	11F5,	, 0000,003C,0180,3270,0000,134A	129752	C. C. C. C.	LAB_R[SP]	, BY SP
				129753	,			, pr at
				129754				
5856K	0	U	134A,	0018,0000,0180,FAF0,0200,134C	129755	CALL. BE	R[SP]&VA_LA-K[.8]	JUPDATE SP FOR PUSH OF PC 4
				129756			The state of the s	TOTALE OF FOR FOSH OF PC
				129757		,		
856K	0	U	134C,	0800,003C,0180,FA68,0000,11F8	129758		D_R(FP)	READY TO PUSH FRAME POINTE
				129759				ANGADE TO LOOK LINAME POINTE
				;29760	=0	;		; CALL SITE FOR PSHSP
				129761		CACHE_D	LONG),	ISTORE FP.
				129762		LAB_R (SE		GET SP AGAIN
		-		129763		SC_K[.FF	F0],	1-16 TO SC
856K	21 M	U	11F8,	0000,003D,6D80,3270,0084,6CD9	129764		CALL, J/PSHSP	
				129765				
				129766				•••
nècu				129767		D_R[AP],		READY TO PUSH AP
8856K	U	U	1159,	0800,003C,3DF0,2E60,0000,134D	129768		Q_ID[PSL]	; AND GET PSW FOR COMBINATI
				129769				
				129770		,		
				129771		CACHE_D		STORE OLD AP
856K	211		240	29772			OT.K[.1F],	CLEAR PSW <t,n,z,v,c></t,n,z,v,c>
0301	211	٠.	1340,	0019,2024,8DC0,3270,0000,134E	129773		LAB_R[SP]	GET SP INTO LATCHES AGAIN
				129774				
856K	0	11	345	;29775 2010,0038,0180,F909,4200,1350		,		;
JOOK			346,	129777	129776		PC&VA_RC[T1], FLUSH.IB	; LOAD NEW PC AND CLEAR OUT
				129778				
				129779		DAL.SC		
				129779		B_RC[T2]		/PSW TO D<31:16>
				129781		SC-SC+K		RECOVER MASK
856K	0	U f	350.	OD10,0038,0DC0,6114,0084,9351	129782		LOAD.IB, PC_PC+1	PUT -13 IN SC
1		•		129783	162106		DUND, ID, FLAFCTI	START FETCHING SUBROUTINE
				129784			*****************	
				129785		D_DAL.SC		MASK AND PSW IN D<31:03>
THE RESERVE OF THE PARTY OF THE				129786		PC[T4]		GET LOW BITS OF OLD SP TO Q<1:0>
856K	0	U 1	351.	0D10,0038,F5C0,F920,0084,9352	129787		SC_SC+K[.A]	PUT -3 IN SC



Implementing Complex Instructions



 $M[(rd)] \leftarrow (rs) \text{ op } (rt)$

 $M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]$

Reg-Memory-src ALU op Reg-Memory-dst ALU op Mem-Mem ALU op



Mem-Mem ALU Instructions:

MIPS-Controller-2

```
M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]
Mem-Mem ALU op
   ALUMM_0 MA \leftarrow Reg[rs]
                                     next
   ALUMM₁ A ← Memory
                                     spin
   ALUMM_2 MA \leftarrow Reg[rt]
                                     next
   ALUMM<sub>3</sub> B ← Memory
                                     spin
   ALUMM<sub>4</sub>
              MA ←Reg[rd]
                                     next
   ALUMM<sub>5</sub>
               Memory \leftarrow func(A,B) spin
   ALUMM<sub>6</sub>
                                     fetch
```

Complex instructions usually do not require datapath modifications in a microprogrammed implementation -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications



Performance Issues

Microprogrammed control

⇒ multiple cycles per instruction


```
Cycle time ? t_C > max(t_{reg-reg}, t_{ALU}, t_{\mu ROM})
```

Suppose
$$10 * t_{\mu ROM} < t_{RAM}$$

Good performance, relative to a single-cycle hardwired implementation, can be achieved even with a CPI of 10



Horizontal vs Vertical μCode




- Horizontal μcode has wider μinstructions
 - Multiple parallel operations per μinstruction
 - Fewer microcode steps per macroinstruction
 - Sparser encoding ⇒ more bits
- Vertical μcode has narrower μinstructions
 - Typically a single datapath operation per μinstruction
 separate μinstruction for branches
 - More microcode steps per macroinstruction
 - More compact ⇒ less bits
- Nanocoding
 - Tries to combine best of horizontal and vertical μ code



Nanocoding

Exploits recurring control signal patterns in μ code, e.g.,

$$ALU_0 A \leftarrow Reg[rs]$$
...
 $ALUi_0 A \leftarrow Reg[rs]$
...



- MC68000 had 17-bit μcode containing either 10-bit μjump or 9-bit nanoinstruction pointer
 - Nanoinstructions were 68 bits wide, decoded to give 196 control signals




Microprogramming in IBM 360

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
μinst width (bits)	50	52	85	87
μcode size (K μinsts)	4	4	2.75	2.75
μstore technology	CCROS	TCROS	BCROS	BCROS
μstore cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

Only the fastest models (75 and 95) were hardwired



IBM Card Capacitor Read-Only Storage



[IBM Journal, January 1961]



Microcode Emulation

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software ("Liberator") for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
 - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
 - (650 simulated on 1401 emulated on 360)



Microprogramming thrived in the Seventies

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were cheaper and simpler
- New instructions, e.g., floating point, could be supported without datapath modifications
- Fixing bugs in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

Except for the cheapest and fastest machines, all computers were microprogrammed



Writable Control Store (WCS)

- Implement control store in RAM not ROM
 - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
 - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
 - Allowed users to change microcode for each processor
- User-WCS failed
 - Little or no programming tools support
 - Difficult to fit software into small space
 - Microcode control tailored to original ISA, less useful for others
 - Large WCS part of processor state expensive context switches
 - Protection difficult if user can change microcode
 - Virtual memory required restartable microcode



Microprogramming: early Eighties

- Evolution bred more complex micro-machines
 - Complex instruction sets led to need for subroutine and call stacks in µcode
 - Need for fixing bugs in control programs was in conflict with read-only nature of μROM
 - →WCS (B1700, QMachine, Intel i432, ...)
- With the advent of VLSI technology assumptions about ROM & RAM speed became invalid → more complexity
- Better compilers made complex instructions less important.
- Use of numerous micro-architectural innovations, e.g., pipelining, caches and buffers, made multiple-cycle execution of reg-reg instructions unattractive
- Looking ahead to RISC next time
 - Use chip area to build fast instruction cache of user-visible vertical microinstructions - use software subroutine not hardware microroutines
 - Use simple ISA to enable hardwired pipelined implementation



Modern Usage

- Microprogramming is far from extinct
- Played a crucial role in micros of the Eighties
 DEC uVAX, Motorola 68K series, Intel 386 and 486
- Microcode pays an assisting role in most modern micros (AMD Phenom, Intel Nehalem, Intel Atom, IBM PowerPC)
 - Most instructions are executed directly, i.e., with hard-wired control
 - Infrequently-used and/or complicated instructions invoke the microcode engine
- Patchable microcode common for post-fabrication bug fixes, e.g. Intel processors load µcode patches at bootup



Acknowledgements

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252