

CS 152 Computer Architecture and Engineering

Lecture 4 - Pipelining

Krste Asanovic
Electrical Engineering and Computer Sciences
University of California at Berkeley

http://www.eecs.berkeley.edu/~krste http://inst.eecs.berkeley.edu/~cs152




Last time in Lecture 3

- Microcoding became less attractive as gap between RAM and ROM speeds reduced
- Complex instruction sets difficult to pipeline, so difficult to increase performance as gate count grew
- Iron-law explains architecture design space
 - Trade instructions/program, cycles/instruction, and time/cycle
- Load-Store RISC ISAs designed for efficient pipelined implementations
 - Very similar to vertical microcode
 - Inspired by earlier Cray machines (more on these later)



An Ideal Pipeline



- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

These conditions generally hold for industrial assembly lines, but instructions depend on each other!



Pipelined MIPS


To pipeline MIPS:

 First build MIPS without pipelining with CPI=1

 Next, add pipeline registers to reduce cycle time while maintaining CPI=1



Lecture 3: Unpipelined Datapath for MIPS



January 28, 2010

CS152, Spring 2010



Lecture 3: Hardwired Control Table


Opcode	ExtSel	BSrc	OpSel	MemW	RegW	WBSrc	RegDst	PCSrc
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	sExt ₁₆	Imm	Ор	no	yes	ALU	rt	pc+4
ALUiu	uExt ₁₆	Imm	Op	no	yes	ALU	rt	pc+4
LW	sExt ₁₆	Imm	+	no	yes	Mem	rt	pc+4
SW	sExt ₁₆	Imm	+	yes	no	*	*	pc+4
BEQZ _{z=0}	sExt ₁₆	*	0?	no	no	*	*	br
$BEQZ_{z=1}$	sExt ₁₆	*	0?	no	no	*	*	pc+4
J	*	*	*	no	no	*	*	jabs
JAL	*	*	*	no	yes	PC	R31	jabs
JR	*	*	*	no	no	*	*	rind
JALR	*	*	*	no	yes	PC	R31	rind

BSrc = Reg / Imm RegDst = rt / rd / R31 WBSrc = ALU / Mem / PC PCSrc = pc+4 / br / rind / jabs

CS152, Spring 2010



Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

$$t_C > max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} (= t_{DM} probably)$$

However, CPI will increase unless instructions are pipelined



"Iron Law" of Processor Performance

- Instructions per program depends on source code, compiler technology, and ISA
- -Cycles per instructions (CPI) depends upon the ISA and the microarchitecture
- Time per cycle depends upon the microarchitecture and the base technology

Lecture 2


Lecture 3

Lecture 4

Microarchitecture	CPI	cycle time	
Microcoded	>1	short	
Single-cycle unpipelined	1	long	
Pipelined	1	short	



CPI Examples




3 instructions, 22 cycles, CPI=7.33

Unpipelined machine



3 instructions, 3 cycles, CPI=1

Pipelined machine



3 instructions, 3 cycles, CPI=1



Technology Assumptions

- A small amount of very fast memory (caches)
 backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)

Thus, the following timing assumption is reasonable


$$t_{IM} \approx t_{RF} \approx t_{ALU} \approx t_{DM} \approx t_{RW}$$

A 5-stage pipeline will be the focus of our detailed design

- some commercial designs have over 30 pipeline stages to do an integer add!




5-Stage Pipelined Execution





5-Stage Pipelined Execution


Resource Usage Diagram





Pipelined Execution:

ALŪ Instructions




Not quite correct!

We need an Instruction Reg (IR) for each stage



Pipelined MIPS Datapath

without jumps





Instructions interact with each other in pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline → structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data value
 - → data hazard
 - Dependence may be for the next instruction's address
 - → control hazard (branches, exceptions)




Resolving Structural Hazards

- Structural hazards occurs when two instruction need same hardware resource at same time
 - Can resolve in hardware by stalling newer instruction till older instruction finished with resource
- A structural hazard can always be avoided by adding more hardware to design
 - E.g., if two instructions both need a port to memory at same time, could avoid hazard by adding second port to memory
- Our 5-stage pipe has no structural hazards by design
 - Thanks to MIPS ISA, which was designed for pipelining



Data Hazards



r1 is stale. Oops!



CS152 Administrivia

- PS 1 out Tuesday
- Lab 1 out today
- Scott Beamer will run section reviewing lab 1 at 2pm in 320 Soda




Resolving Data Hazards (1)

Strategy 1:

Wait for the result to be available by freezing earlier pipeline stages → interlocks




Feedback to Resolve Hazards



- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i (otherwise deadlocks may occur)



Interlocks to resolve Data Hazards






Stalled Stages and Pipeline Bubbles

nop ⇒ pipeline bubble



Interlock Control Logic




Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted* instructions.



Interlock Control Logic

ignoring jumps & branches



Should we always stall if the rs field matches some rd?

not every instruction writes a register ⇒ we not every instruction reads a register ⇒ re CS152, Spring 2010



Source & Destination Registers

R-type: op rs rt rd func

I-type: op rs rt immediate16

J-type: op immediate26

source(s) destination

```
ALU rd \leftarrow (rs) func (rt)
                                                    rs, rt
                                                                      rd
ALUi rt \leftarrow (rs) op imm
                                                                      rt
                                                    rs
LW rt \leftarrow M [(rs) + imm]
                                                                      rt
                                                    rs
SW M[(rs) + imm] \leftarrow (rt)
                                                    rs, rt
BZ cond (rs)
         true: PC \leftarrow (PC) + imm
                                                    rs
         false: PC \leftarrow (PC) + 4
                                                    rs
  PC \leftarrow (PC) + imm
J
JAL r31 \leftarrow (PC), PC \leftarrow (PC) + imm
                                                                      31
JR PC \leftarrow (rs)
                                                    rs
JALR r31 \leftarrow (PC), PC \leftarrow (rs)
                                                                      31
                                                    rs
```



Deriving the Stall Signal

```
C_{dest}
ws = Case \text{ opcode}
ALU \Rightarrow rd
ALUi, LW \Rightarrow rt
JAL, JALR \Rightarrow R31
we = Case \text{ opcode}
ALU, ALUi, LW \Rightarrow (ws \neq 0)
JAL, JALR \Rightarrow on
```

```
C_{re}

re1 = Case \text{ opcode}

ALU, ALUi,

LW, SW, BZ,

JR, JALR \Rightarrow on

J, JAL \Rightarrow off

re2 = Case \text{ opcode}

ALU, SW \Rightarrow on


\Rightarrow off
```

```
\begin{aligned} \text{Stall} &= ((\text{rs}_{\text{D}} = \text{ws}_{\text{E}}).\text{we}_{\text{E}} + \\ &\quad (\text{rs}_{\text{D}} = \text{ws}_{\text{M}}).\text{we}_{\text{M}} + \\ &\quad (\text{rs}_{\text{D}} = \text{ws}_{\text{W}}).\text{we}_{\text{W}}) \cdot \text{re1}_{\text{D}} + \\ &\quad ((\text{rt}_{\text{D}} = \text{ws}_{\text{E}}).\text{we}_{\text{E}} + \\ &\quad (\text{rt}_{\text{D}} = \text{ws}_{\text{M}}).\text{we}_{\text{M}} + \\ &\quad (\text{rt}_{\text{D}} = \text{ws}_{\text{W}}).\text{we}_{\text{W}}) \cdot \text{re2}_{\text{D}} \end{aligned}
```

This is not story



Hazards due to Loads & Stores



$$M[(r1)+7] \leftarrow (r2)$$

$$r4 \leftarrow M[(r3)+5]$$

Is there any possible data hazard in this instruction sequence?



Load & Store Hazards

$$(r1)+7 = (r3)+5 \Rightarrow data\ hazard$$

However, the hazard is avoided because our memory system completes writes in one cycle!

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

More on this later in the course.



Resolving Data Hazards (2)

Strategy 2:

Route data as soon as possible after it is calculated to the earlier pipeline stage \rightarrow bypass




Bypassing

Each stall or kill introduces a bubble in the pipeline $\Rightarrow CPI > 1$

A new datapath, i.e., a bypass, can get the data from the output of the ALU to its input



Adding a Bypass



When does this bypass help?



The Bypass Signal

Deriving it from the Stall Signal

$$stall = (\frac{((rs_D = ws_E).we_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D}{+((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D})$$

```
ws = Case opcode

ALU \Rightarrow rd

ALUi, LW \Rightarrow rt

JAL, JALR \Rightarrow R31
```

we =
$$Case$$
 opcode
ALU, ALUI, LW \Rightarrow (ws \neq 0)
JAL, JALR \Rightarrow on
 \Rightarrow off

$$ASrc = (rs_D = ws_E).we_E.re1_D$$

Is this correct?

No because only ALU and ALUi instructions can benefit from this bypass

Split we_E into two components: we-bypass, we-stall



Bypass and Stall Signals

Split we_F into two components: we-bypass, we-stall

```
we-bypass_E = Case \text{ opcode}_E
ALU, ALUi \Rightarrow (ws \neq 0)
... \Rightarrow off
```


$$we\text{-stall}_{E} = Case \text{ opcode}_{E}$$
 $LW \Rightarrow (ws \neq 0)$
 $JAL, JALR \Rightarrow on$
 $... \Rightarrow off$

```
ASrc = (rs_D = ws_E).we-bypass_E . re1_D
```

```
\begin{aligned} \text{stall} &= ((\text{rs}_{\text{D}} = \text{ws}_{\text{E}}).\text{we-stall}_{\text{E}} + \\ & (\text{rs}_{\text{D}} = \text{ws}_{\text{M}}).\text{we}_{\text{M}} + (\text{rs}_{\text{D}} = \text{ws}_{\text{W}}).\text{we}_{\text{W}}). \text{ re1}_{\text{D}} \\ & + ((\text{rt}_{\text{D}} = \text{ws}_{\text{E}}).\text{we}_{\text{E}} + (\text{rt}_{\text{D}} = \text{ws}_{\text{M}}).\text{we}_{\text{M}} + (\text{rt}_{\text{D}} = \text{ws}_{\text{W}}).\text{we}_{\text{W}}). \text{ re2}_{\text{D}} \end{aligned}
```



Fully Bypassed Datapath



a need for the stall signal?

stall =
$$(rs_D=ws_E)$$
. $(opcode_E=LW_E)$. $(ws_E\neq 0)$. $re1_D$
+ $(rt_D=ws_E)$. $(opcode_E=LW_E)$. $(ws_E\neq 0)$. $re2_D$



Resolving Data Hazards (3)

Strategy 3:

Speculate on the dependence. Two cases:

Guessed correctly → do nothing

Guessed incorrectly → kill and restart

.... We'll later see examples of this approach in more complex processors.



Next Time: Control Hazards

- Branches/Jumps
- Exceptions/Interrupts



Acknowledgements

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252