

# CS 152 Computer Architecture and Engineering

# Lecture 17: Vectors Part II

Krste Asanovic Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~krste http://inst.cs.berkeley.edu/~cs152

April 1, 2010



# Last Time: Vector Supercomputers Epitomized by Cray-1, 1976:

- Scalar Unit
  - Load/Store Architecture
- Vector Extension
  - Vector Registers
  - Vector Instructions
- Implementation
  - Hardwired Control
  - Highly Pipelined Functional Units
  - Interleaved Memory System
  - No Data Caches
  - No Virtual Memory





# Vector Programming Model





### **Vector Code Example**

<pre># C code for (i=0; i&lt;64; i++) C[i] = A[i] + B[i];</pre>	<pre># Scalar Code   LI R4, 64 loop:   L.D F0, 0(R1) </pre>	<pre># Vector Code LI VLR, 64 LV V1, R1 LV V2, R2</pre>
	ADD.D F4, F2, F0 S.D F4, 0(R3) DADDIU R1, 8 DADDIU R2, 8 DADDIU R3, 8 DSUBIU R4, 1 BNEZ R4, loop	SV V3, R3



## **Vector Instruction Set Advantages**

- Compact
  - one short instruction encodes N operations
- Expressive, tells hardware that these N operations:
  - are independent
  - use the same functional unit
  - access disjoint registers
  - access registers in same pattern as previous instructions
  - access a contiguous block of memory (unit-stride load/store)
  - access memory in a known pattern (strided load/store)
- Scalable
  - can run same code on more parallel pipelines (*lanes*)



# **Vector Arithmetic Execution**

- Use deep pipeline (=> fast clock) to execute element operations
- Simplifies control of deep pipeline because elements in vector are independent (=> no hazards!)



 $V_3 < -v_1 * v_2$ 



### **Vector Instruction Execution**



April 1, 2010



# Vector Memory System

Cray-1, 16 banks, 4 cycle bank busy time, 12 cycle latency

• Bank busy time: Time before bank ready to accept next request



### **Vector Unit Structure**





April 1, 2010



### **T0 Vector Microprocessor (UCB/ICSI, 1995)**



### **Vector Instruction Parallelism**



Can overlap execution of multiple vector instructions

- example machine has 32 elements per vector register and 8 lanes



April 1, 2010



### **Vector Chaining**

- Vector version of register bypassing
  - introduced with Cray-1





### **Vector Chaining Advantage**

• Without chaining, must wait for last element of result to be written before starting dependent instruction



• With chaining, can start dependent instruction as soon as first result appears



### **Vector Startup**

#### Two components of vector startup penalty

- functional unit latency (time through pipeline)
- dead time or recovery time (time before another vector instruction can start down pipeline)



### **Dead Time and Short Vectors**





April 1, 2010

CS152, Spring 2010

T0, Eight lanes

No dead time

vectors



#### Vector Memory-Memory versus Vector Register Machines

- Vector memory-memory instructions hold all vector operands in main memory
- The first vector machines, CDC Star-100 ('73) and TI ASC ('71), were memory-memory machines
- Cray-1 ('76) was first vector register machine



April 1, 2010



#### Vector Memory-Memory vs. Vector Register Machines

- Vector memory-memory architectures (VMMA) require greater main memory bandwidth, why?
  - All operands must be read in and out of memory
- VMMAs make if difficult to overlap execution of multiple vector operations, why?
  - Must check dependencies on memory addresses
- VMMAs incur greater startup latency
  - Scalar code was faster on CDC Star-100 for vectors < 100 elements</li>
  - For Cray-1, vector/scalar breakeven point was around 2 elements
- ⇒ Apart from CDC follow-ons (Cyber-205, ETA-10) all major vector machines since Cray-1 have had vector register architectures

(we ignore vector memory-memory from now on)



# **CS152 Administrivia**

• Quiz 4, Tue Apr 13



### **Automatic Code Vectorization**



## **Vector Stripmining**



Problem: Vector registers have finite length

Solution: Break loops into pieces that fit in registers, "Stripmining"

```
ANDI R1, N, 63 \# N mod 64
                         MTC1 VLR, R1 # Do remainder
for (i=0; i<N; i++)</pre>
                        loop:
    C[i] = A[i] + B[i];
                      LV V1, RA
                        DSLL R2, R1, 3 # Multiply by 8
    Β
 Α
                        DADDU RA, RA, R2 # Bump pointer
             Remainder
                         LV V2, RB
                         DADDU RB, RB, R2
                         ADDV.D V3, V1, V2
             64 elements
       `+`
                         SV V3, RC
                         DADDU RC, RC, R2
                         DSUBU N, N, R1 # Subtract elements
                         LI R1, 64
       +
                         MTC1 VLR, R1 # Reset full length
                         BGTZ N, loop # Any more to do?
                                                        20
   April 1, 2010
                         CS152, Spring 2010
```



### **Vector Conditional Execution**

Solution: Add vector mask (or flag) registers

vector version of predicate registers, 1 bit per element

- ...and maskable vector instructions
  - vector operation becomes NOP at elements where mask bit is clear

Code example:

CVM	<b>#</b> Turn on all elements
LV vA, rA	# Load entire A vector
SGTVS.D vA, FO	<pre># Set bits in mask register where A&gt;0</pre>
LV vA, rB	<pre># Load B vector into A under mask</pre>
SV vA, rA	# Store A back to memory under mask



### **Masked Vector Instructions**

#### Simple Implementation

 execute all N operations, turn off result writeback according to mask

M[7]=1	A[7]	B[7]	
M[6]=0	A[6]	B[6]	
M[5]=1	A[5]	B[5]	
M[4]=1	A[4]	B[4]	
M[3]=0	A[3]	B[3]	
M[2]=0 M[1]=1		[2] [1] 	
M[0]=0		C[0]	
Write En	<b>♦</b> able	♦ Write data port	t

#### **Density-Time Implementation**

 scan mask vector and only execute elements with non-zero masks



April 1, 2010

### **Vector Reductions**



Problem: Loop-carried dependence on reduction variables

```
sum = 0;
for (i=0; i<N; i++)
    sum += A[i]; # Loop-carried dependence on sum
Solution: Re-associate operations if possible, use binary tree to perform
reduction
# Rearrange as:
```

```
} while (VL>1)
```



### **Vector Scatter/Gather**

Want to vectorize loops with indirect accesses:

```
for (i=0; i<N; i++)
    A[i] = B[i] + C[D[i]]</pre>
```

Indexed load instruction (Gather)

LV vD, rD # Load indices in D vector LVI vC, rC, vD # Load indirect from rC base LV vB, rB # Load B vector ADDV.D vA,vB,vC # Do add SV vA, rA # Store result



### **Vector Scatter/Gather**

Scatter example:

```
for (i=0; i<N; i++)
    A[B[i]]++;</pre>
```

Is following a correct translation?

LV vB, rB # Load indices in B vector

- LVI vA, rA, vB # Gather initial A values
- ADDV vA, vA, 1 # Increment
- SVI vA, rA, vB # Scatter incremented values

## A Modern Vector Super: NEC SX-9 (2008)



- 8-Way Vector Mask Mask Reg. Unit Logical Multiply Multiply Load or ADB Vector Reg. Store Add. Add. Div./Sqrt. Mult./Add. Scalar Reg. Cache Mult./Add./Div. Scalar ALU Unit ALU
- 65nm CMOS technology
  - Vector unit (3.2 GHz)
    - 8 foreground VRegs + 64 background
       VRegs (256x64-bit elements/VReg)
    - 64-bit functional units: 2 multiply, 2 add, 1 divide/sqrt, 1 logical, 1 mask unit
    - 8 lanes (32+ FLOPS/cycle, 100+ GFLOPS peak per CPU)
    - 1 load or store unit (8 x 8-byte accesses/ cycle)
  - Scalar unit (1.6 GHz)
    - 4-way superscalar with out-of-order and speculative execution
    - 64KB I-cache and 64KB data cache
- Memory system provides 256GB/s DRAM bandwidth per CPU
- Up to 16 CPUs and up to 1TB DRAM form shared-memory node
  - total of 4TB/s bandwidth to shared DRAM memory
- Up to 512 nodes connected via 128GB/s network links (message passing between nodes)

(See also Cray X1E in Appendix F)  $\frac{26}{26}$ 

April 1, 2010



### Multimedia Extensions (aka SIMD extensions)



- Very short vectors added to existing ISAs for microprocessors
- Use existing 64-bit registers split into 2x32b or 4x16b or 8x8b
  - This concept first used on Lincoln Labs TX-2 computer in 1957, with 36b datapath split into 2x18b or 4x9b
  - Newer designs have 128-bit registers (PowerPC Altivec, Intel SSE2/3/4)
- Single instruction operates on all elements within register



April 1, 2010



## Multimedia Extensions versus Vectors

- Limited instruction set:
  - no vector length control
  - no strided load/store or scatter/gather
  - unit-stride loads must be aligned to 64/128-bit boundary
- Limited vector register length:
  - requires superscalar dispatch to keep multiply/add/load units busy
  - loop unrolling to hide latencies increases register pressure
- Trend towards fuller vector support in microprocessors
  - Better support for misaligned memory accesses
  - Support of double-precision (64-bit floating-point)
  - New Intel AVX spec (announced April 2008), 256b vector registers (expandable up to 1024b)



# **Graphics Processing Units (GPUs)**

- Original GPUs were dedicated fixed-function devices for generating 3D graphics
- More recently, GPUs have been made more programmable, so called "General-Purpose" GPUs or GP-GPUs.
- Base building block of modern GP-GPU is very similar to a vector machine
  - e.g., NVIDA G80 series core (NVIDA term is Streaming Multiprocessor, SM) has 8 "lanes" (NVIDA term is Streaming Processor, SP). Vector length is 32 elements (NVIDIA calls this a "warp").
- Currently machines are built with separate chips for CPU and GP-GPU, but future designs will merge onto one chip
  - Already happening for smartphones and tablet designs



# Acknowledgements

- These slides contain material developed and copyright by:
  - Arvind (MIT)
  - Krste Asanovic (MIT/UCB)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
  - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252