

CS 152 Computer Architecture and Engineering

Lecture 19: Synchronization and Sequential Consistency

Krste Asanovic Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~krste http://inst.cs.berkeley.edu/~cs152

April 8, 2010



Summary: Multithreaded Categories





Uniprocessor Performance (SPECint)



Parallel Processing: Déjà vu all over again?

"... today's processors ... are nearing an impasse as technologies approach the speed of light.."

David Mitchell, *The Transputer: The Time Is Now* (1989)

- Transputer had bad timing (Uniprocessor performance↑)
 ⇒ Procrastination rewarded: 2X seq. perf. / 1.5 years
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2005)

All microprocessor companies switch to MP (2X CPUs / 2 yrs)
 ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs

AMD/'09	Intel/'09	IBM/'09	Sun/'09
6	8	8	16
1	2	4	8
6	16	32	128
	AMD/'09 6 1 6	AMD/'09 Intel/'09 6 8 1 2 6 16 CS 152, Spling 20	AMD/'09 Intel/'09 IBM/'09 6 8 8 1 2 4 6 16 32



Symmetric Multiprocessors





Synchronization

The need for synchronization arises whenever there are concurrent processes in a system *(even in a uniprocessor system)*

Producer-Consumer: A consumer process must wait until the producer process has produced data

Mutual Exclusion: Ensure that only one process uses a resource at a given time







A Producer-Consumer Example



A Producer-Consumer Example



Producer posting Item x: Load R_{tail}, (tail)

- 1 Store (R_{tail}) , x $R_{tail}=R_{tail}+1$
- 2 Store (tail), R_{tail}

Can the tail pointer get updated before the item x is stored?

Consumer: Load R_{head} , (head) spin: Load R_{tail} , (tail) 3 if $R_{head} = = R_{tail}$ goto spin Load R, (R_{head}) 4 $R_{head} = R_{head} + 1$ Store (head), R_{head} process(R)

Programmer assumes that if 3 happens after 2, then 4 happens after 1.

Problem sequences are: 2, 3, 4, 1 4, 1, 2, 3



Sequential Consistency A Memory Model



" A system is *sequentially consistent* if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in the order specified by the program" *Leslie Lamport*

Sequential Consistency = arbitrary order-preserving interleaving of memory references of sequential programs



Sequential Consistency

Sequential concurrent tasks: T1, T2 Shared variables: X, Y (initially X = 0, Y = 10)

T1:
Store (X), 1
$$(X = 1)$$

Store (Y), 11 $(Y = 11)$
Load R₁, (Y)
Store (Y'), R₁ $(Y'=Y)$
Load R₂, (X)
Store (X'), R₂ $(X'=X)$

what are the legitimate answers for X' and Y' ?

 $(X',Y') \ \epsilon \ \{(1,11), \ (0,10), \ (1,10), \ (0,11)\}$?

Sequential Consistency



Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies (\longrightarrow)

What are these in our example ?

T1: Store (X), 1 (X = 1) Store (Y), 11 (Y = 11) Additional SC requirements T2:Load R₁, (Y) Store (Y'), R₁ (Y'= Y) Load R₂, (X) Store (X'), R₂ (X'= X)

Does (can) a system with caches or out-of-order execution capability provide a *sequentially consistent* view of the memory ?

more on this later



Multiple Consumer Example



Locks or Semaphores E. W. Dijkstra, 1965



A *semaphore* is a non-negative integer, with the following operations:

P(s): *if s>0, decrement s by 1, otherwise wait*

V(s): increment s by 1 and wake up one of the waiting processes

P's and V's must be executed atomically, i.e., without

- *interruptions* or
- *interleaved accesses to s* by other processors

Process i P(s) <critical section> V(s)

initial value of s determines the maximum no. of processes in the critical section



Implementation of Semaphores

Semaphores (mutual exclusion) can be implemented using ordinary Load and Store instructions in the Sequential Consistency memory model. However, protocols for mutual exclusion are difficult to design...

Simpler solution:

atomic read-modify-write instructions

Examples: *m* is a memory location, *R* is a register

Test&Set (m), R: $R \leftarrow M[m];$ *if* R==0 *then* $M[m] \leftarrow 1;$

Fetch&Add (m), R_v , R: $R \leftarrow M[m];$ $M[m] \leftarrow R + R_{v};$





CS152 Administrivia



Multiple Consumers Example

using the Test&Set Instruction



Other atomic read-modify-write instructions (Swap, Fetch&Add, etc.) can also implement P's and V's

What if the process stops or is swapped out while in the critical section?



Nonblocking Synchronization

Compare&Swap(m), R_t , R_s : if $(R_t = M[m])$ then $M[m] = R_s$; $R_s = R_t$; status \leftarrow success; else status \leftarrow fail;

status is an *implicit argument*

try: Load R_{head} , (head) spin: Load R_{tail} , (tail) if $R_{head} = = R_{tail}$ goto spin Load R, (R_{head}) $R_{newhead} = R_{head} + 1$ Compare&Swap(head), R_{head} , $R_{newhead}$ if (status==fail) goto try process(R)



Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

Load-reserve R, (m): $< flag, adr > \leftarrow <1, m>;$ $R \leftarrow M[m];$ Store-conditional (m), R: *if* <flag, adr> == <1, m> *then* cancel other procs' reservation on m; $M[m] \leftarrow R;$ status \leftarrow succeed; *else* status \leftarrow fail;

Load-reserve R _{head} , (head)
Load R _{tail} , (tail)
if R _{head} ==R _{tail} goto spin
Load R, (R _{head})
$R_{head} = R_{head} + 1$
Store-conditional (head), R _{head}
if (status==fail) goto try
process(R)



Performance of Locks

Blocking atomic read-modify-write instructions e.g., Test&Set, Fetch&Add, Swap VS Non-blocking atomic read-modify-write instructions e.g., Compare&Swap, Load-reserve/Store-conditional VS Protocols based on ordinary Loads and Stores

Performance depends on several interacting factors: degree of contention, caches, out-of-order execution of Loads and Stores

later ...



Issues in Implementing Sequential Consistency

Implementation of SC is complicated by two issues

- Out-of-order execution capability Load(a); Load(b) yes Load(a); Store(b) yes if $a \neq b$ Store(a); Load(b) yes if $a \neq b$ Store(a); Store(b) yes if $a \neq b$
- Caches

Caches can prevent the effect of a store from being seen by other processors





Processors with *relaxed or weak memory models* (i.e., permit Loads and Stores to different addresses to be reordered) need to provide *memory fence* instructions to force the serialization of memory accesses

Examples of processors with relaxed memory models: Sparc V8 (TSO,PSO): Membar

Sparc V9 (RMO):

Membar #LoadLoad, Membar #LoadStore Membar #StoreLoad, Membar #StoreStore

PowerPC (WO): Sync, EIEIO

Memory fences are expensive operations, however, one pays the cost of serialization only when it is required

Using Memory Fences





April 8, 2010



Mutual Exclusion Using Load/Store

A protocol based on two shared variables c1 and c2. Initially, both c1 and c2 are 0 (not busy)



What is wrong?



Mutual Exclusion: second attempt

To avoid *deadlock*, let a process give up the reservation (i.e. Process 1 sets c1 to 0) while waiting.



- Deadlock is not possible but with a low probability a *livelock* may occur.
- An unlucky process may never get to enter the critical section ⇒ starvation

A Protocol for Mutual Exclusion T. Dekker, 1966



A protocol based on 3 shared variables c1, c2 and turn. Initially, both c1 and c2 are 0 (not busy)



- turn = *i* ensures that only process *i* can wait
- variables c1 and c2 ensure mutual exclusion Solution for n processes was given by Dijkstra and is quite tricky!



Analysis of Dekker's Algorithm

	Process 1	Process 2
	c1=1;	c2=1;
<u>.</u>	turn = 1;	turn = 2;
Jai	L: if c2=1 & turn=1	L: <i>if</i> c1=1 & turn=2
Cel	then go to L	then go to L
Ñ	< critical section>	< critical section>
	c1=0;	c2=0;





N-process Mutual Exclusion Lamport's Bakery Algorithm

Process i Initially num[j] = 0, for all j Entry Code choosing[i] = 1;num[i] = max(num[0], ..., num[N-1]) + 1;choosing[i] = 0;for(j = 0; j < N; j++) { while(choosing[j]); while(num[j] && ((num[j] < num[i]) || (num[j] == num[i] && j < i));} Exit Code

num[i] = 0;



Acknowledgements

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252