# CS 152 Computer Architecture and Engineering CS252 Graduate Computer Architecture 

## Lecture 15 - Vectors

Krste Asanovic<br>Electrical Engineering and Computer Sciences<br>University of California at Berkeley

http://www.eecs.berkeley.edu/~krste
http://inst.eecs.berkeley.edu/~cs152

## Last Time Lecture 14: Multithreading



$\square$

Thread 1
Thread 2
Fine-Grained Coarse-Grained



Multiprocessing


Simultaneous Multithreading


## Supercomputer Applications

- Typical application areas
- Military research (nuclear weapons, cryptography)
- Scientific research
- Weather forecasting
- Oil exploration
- Industrial design (car crash simulation)
- Bioinformatics
- Cryptography
- All involve huge computations on large data set
- Supercomputers: CDC6600, CDC7600, Cray-1, ...
- In 70s-80s, Supercomputer $\equiv$ Vector Machine


## Vector Supercomputers



- Epitomized by Cray-1, 1976:
- Scalar Unit
- Load/Store Architecture
- Vector Extension
- Vector Registers
- Vector Instructions
- Implementation
- Hardwired Control
- Highly Pipelined Functional Units
- Interleaved Memory System
- No Data Caches
- No Virtual Memory


## Vector Programming Model



Vector Arithmetic Instructions vadd v3, v1, v2


## Vector Code Example

| ```# C code for (i=0; i<64; i++) C[i] = A[i] + B[i];``` | ```# Scalar Code li x4, 64 loop: fld f1, 0(x1) fld f2, O(x2) fadd.d f3,f1,f2 fsd f3, 0(x3) addi x1, 8 addi x2, 8 addi x3, 8 subi x4, 1 bnez x4, loop``` | ```# Vector Code li x4, 64 setvl x4 vld v1, x1 vld v2, x2 vadd v3,v1,v2 vst v3, x3``` |
| :---: | :---: | :---: |

## Cray-1 (1976)


memory bank cycle 50 ns processor cycle $12.5 \mathrm{~ns}(80 \mathrm{MHz})$

## Vector Instruction Set Advantages

- Compact
- one short instruction encodes N operations
- Expressive, tells hardware that these N operations:
- are independent
- use the same functional unit
- access disjoint registers
- access registers in same pattern as previous instructions
- access a contiguous block of memory (unit-stride load/store)
- access memory in a known pattern (strided load/store)
- Scalable
- can run same code on more parallel pipelines (lanes)


## Vector Arithmetic Execution

- Use deep pipeline (=> fast clock) to execute element operations
- Simplifies control of deep pipeline because elements in vector are independent (=> no hazards!)

Six-stage multiply pipeline

v3 <- v1 * v2

## Vector Instruction Execution



## Interleaved Vector Memory System

- Bank busy time: Time before bank ready to accept next request
- Cray-1, 16 banks, 4 cycle bank busy time, 12 cycle latency


Memory Banks

## Vector Unit Structure



## TO Vector Microprocessor (UCB/ICSI, 1995)

Vector register elements striped over lanes


## Vector Instruction Parallelism

- Can overlap execution of multiple vector instructions
- example machine has 32 elements per vector register and 8 lanes


Complete 24 operations/cycle while issuing 1 short instruction/cycle

## Vector Chaining

- Vector version of register bypassing
- introduced with Cray-1



## Vector Chaining Advantage

- Without chaining, must wait for last element of result to be written before starting dependent instruction

- With chaining, can start dependent instruction as soon as first result appears



## Vector Startup

- Two components of vector startup penalty
- functional unit latency (time through pipeline)
- dead time or recovery time (time before another vector instruction can start down pipeline)
Functional Unit Latency




## Dead Time and Short Vectors



4 cycles dead time

T0, Eight lanes
No dead time
$100 \%$ efficiency with 8 -element vectors
64 cycles active

Cray C90, Two lanes
4-cycle dead time
Maximum efficiency $94 \%$ with 128 -element vectors

## Vector Memory-Memory versus Vector Register Machines

- Vector memory-memory instructions hold all vector operands in main memory
- The first vector machines, CDC Star-100 ('73) and TI ASC ('71), were memory-memory machines
- Cray-1 ('76) was first vector register machine
Example Source Code
for $\quad(i=0 ; i<N ; i++)$
$\{$
$\quad C[i]=A[i]+B[i] ;$
$D[i]=A[i]-B[i] ;$
Vector Memory-Memory Code
vadd C, A, B
vsub D, A, B
Vector Register Code
vld V1, A
vld V2, B
vadd V3, V1, V2
vst V3, C
vsub V4, V1, V2
vst V4, D


## Vector Memory-Memory vs. Vector Register Machines

- Vector memory-memory architectures (VMMA) require greater main memory bandwidth, why?
- All operands must be read in and out of memory
- VMMAs make if difficult to overlap execution of multiple vector operations, why?
- Must check dependencies on memory addresses
- VMMAs incur greater startup latency
- Scalar code was faster on CDC Star-100 for vectors < 100 elements
- For Cray-1, vector/scalar breakeven point was around 2-4 elements
- Apart from CDC follow-ons (Cyber-205, ETA-10) all major vector machines since Cray-1 have had vector register architectures
- (we ignore vector memory-memory from now on)


## CS152 Administrivia

- Regrade requests due by Friday, 12:30pm
- Spring break next week - no class or other meetings


## CS252 Administrivia

- Makeup readings after spring break


## Automatic Code Vectorization

## for (i=0; $i<N ; i++)$

$\mathrm{C}[\mathrm{i}]=\mathrm{A}[\mathrm{i}]+\mathrm{B}[\mathrm{i}]$;
Vectorized Code
Scalar Sequential Code


Vector Instruction
Vectorization is a massive compile-time reordering add :of operation sequencing

## Vector Stripmining

Problem: Vector registers have finite length
Solution: Break loops into pieces that fit in registers, "Stripmining" andi x1, xN, 63 \# N mod 64

```
for (i=0; i<N; i++)
```


\# Do remainder loop: vld v1, xA
sll x2, $x 1,3$ \# Multiply by 8 add xA, x2 \# Bump pointer vld v2, xB
add $x B, \times 2$
vadd v3, v1, v2
vst v3, xC
add $x C$, $\times 2$
sub xN, x1 \# Subtract elements
li $\times 1,64$
setvl x1 \# Reset full length
bgtz xN, loop \# Any more to do?

## Vector Conditional Execution

Problem: Want to vectorize loops with conditional code:

$$
\begin{array}{r}
\text { for }(i=0 ; i<N ; i++) \\
\text { if }(A[i]>0) \text { then } \\
A[i]=B[i]
\end{array}
$$

Solution: Add vector mask (or flag) registers

- vector version of predicate registers, 1 bit per element
...and maskable vector instructions
- vector operation becomes bubble ("NOP") at elements where mask bit is clear
Code example:

```
Cvm
vld vA, xA
vgt vA, f0
vld vA, xB
vst vA, xA
```

```
# Turn on all elements
# Load entire A vector
# Set bits in mask register where A>0
# Load B vector into A under mask
# Store A back to memory under mask
```


## Masked Vector Instructions

## Simple Implementation

- execute all $N$ operations, turn off result writeback according to mask



## Density-Time Implementation

- scan mask vector and only execute elements with non-zero masks



## Compress/Expand Operations

- Compress packs non-masked elements from one vector register contiguously at start of destination vector register
- population count of mask vector gives packed vector length
- Expand performs inverse operation

Used for density-time conditionals and also for general

## Vector Reductions

Problem: Loop-carried dependence on reduction variables

```
sum = 0;
for (i=0; i<N; i++)
    sum += A[i]; # Loop-carried dependence on
sum
```

Solution: Re-associate operations if possible, use binary tree to perform reduction
\# Rearrange as:
sum [0:VL-1] = $0 \quad$ \# Vector of VL partial sums
for (i=0; $i<N$; $i+=V L) ~ \# ~ S t r i p m i n e ~ V L-s i z e d ~ c h u n k s ~$
sum[0:VL-1] += A[i:i+VL-1]; \# Vector sum
\# Now have VL partial sums in one vector register
do \{
VL = VL/2; \# Halve vector length
sum[0:VL-1] += sum[VL:2*VL-1] \# Halve no. of
partials
\} while (VL>1)

## Vector Scatter/Gather

Want to vectorize loops with indirect accesses:

$$
\begin{aligned}
\text { for } & (i=0 ; i<N ; i++) \\
& A[i]=B[i]+C[D[i]]
\end{aligned}
$$

Indexed load instruction (Gather)

| vld vD, xD | \# Load indices in $D$ vector |
| :--- | :--- |
| vldx vC, xC, vD | \# Load indirect from $x C$ base |
| vld vB, $x B$ | \# Load B vector |
| vadd vA, vB, vC | \# Do add |
| vst vA, xA | \# Store result |

## Histogram with Scatter/Gather

Histogram example:

```
for (i=0; i<N; i++)
    A[B[i]]++;
```

Is following a correct translation?

```
vld vB, xB
    vldx vA, xA, vB
    vadd vA, vA, 1 # Increment
    vstx vA, xA, vB # Scatter incremented values
```


## Vector Memory Models

- Many vector machines have a very relaxed memory model, e.g.

```
vst v1, x1 # Store vector to x1
vld v2, x1 # Load vector from x1
```

- No guarantee that elements of v2 will have value of elements of v1 even when store and load execute by same processor!
- Requires explicit memory barrier or fence

```
vst v1, x1 # Store vector to x1
fence # Enforce ordering s->l
vld v2, x1 # Load vector from x1
```

Vector machines support highly parallel memory systems (multiple lanes and multiple load and store units) with long latency ( $100+$ clock cycles)

- hardware coherence checks would be prohibitively expensive
- vectorizing compiler can eliminate most dependencies


## Packed SIMD Extensions

| 64b |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32b |  |  |  | 32b |  |  |  |
| 16b |  | 16b |  | 16b |  | 16b |  |
| 8b | 8b | 8b | 8b | 8b | 8b | 8b | 8b |

- Very short vectors added to existing ISAs for microprocessors
- Use existing 64 -bit registers split into $2 \times 32$ b or $4 \times 16$ b or $8 \times 8$ b
- Lincoln Labs TX-2 from 1957 had 36b datapath split into $2 \times 18$ b or $4 \times 9$ b
- Newer designs have wider registers
- 128b for PowerPC Altivec, Intel SSE2/3/4
- 256b/512b for Intel AVX
- Single instruction operates on all elements within register



## Packed SIMD versus Vectors

- Limited instruction set:
- no vector length control
- no strided load/store or scatter/gather
- unit-stride loads must be aligned to 64/128-bit boundary
- Limited vector register length:
- requires superscalar dispatch to keep multiply/add/load units busy
- loop unrolling to hide latencies increases register pressure
- Trend towards fuller vector support in microprocessors
- Better support for misaligned memory accesses
- Support of double-precision (64-bit floating-point)
- New Intel AVX spec (announced April 2008), 256b vector registers (expandable up to 1024b), gather added, scatter to follow
- ARM Scalable Vector Extensions (SVE)


## Acknowledgements

- This course is partly inspired by previous MIT 6.823 and Berkeley CS252 computer architecture courses created by my collaborators and colleagues:
- Arvind (MIT)
- Joel Emer (Intel/MIT)
- James Hoe (CMU)
- John Kubiatowicz (UCB)
- David Patterson (UCB)

