# CS 152 Computer Architecture and Engineering CS252 Graduate Computer Architecture

## **Lecture 16 – RISC-V Vectors**

Krste Asanovic

Electrical Engineering and Computer Sciences University of California at Berkeley

http://www.eecs.berkeley.edu/~krste http://inst.eecs.berkeley.edu/~cs152

## **Last Time in Lecture 16**

#### **GPU** architecture

- Evolved from graphics-only, to more general-purpose computing
- GPUs programmed as attached accelerators, with software required to separate GPU from CPU code, move memory
- Many cores, each with many lanes
  - thousands of lanes on current high-end GPUs
- SIMT model has hardware management of conditional execution
  - code written as scalar code with branches, executed as vector code with predication

## **New RISC-V "V" Vector Extension**

- Being added as a standard extension to the RISC-V ISA
  - An updated form of Cray-style vectors for modern microprocessors
- Today, a short tutorial on current draft standard, v0.7
  - v0.7 is intended to be close to final version of RISC-V vector extension
  - Still a work in progress, so details might change before standardization
  - https://github.com/riscv/riscv-v-spec
- WARNING: Lab 4 uses older version of vector ISA, since new tools not available yet
  - Most concepts carry over, if not programming details

## **RISC-V Scalar State**

Program counter (pc)

32x32/64-bit integer registers (x0-x31)

• x0 always contains a 0

Floating-point (FP), adds 32 registers (**f0-f31**)

• each can contain a single- or double-precision FP value (32-bit or 64-bit IEEE FP)

FP status register (**fcsr**), used for FP rounding mode & exception reporting

#### ISA string options:

- RV32I (XLEN=32, no FP)
- RV32IF (XLEN=32, FLEN=32)
- RV32ID (XLEN=32, FLEN=64)
- RV64I (XLEN=64, no FP)
- RV64IF (XLEN=64, FLEN=32)
- RV64ID (XLEN=64, FLEN=64)

XLEN-1	0	FLEN-1	0
x0 / zero		f0	
x1		f1	
x2		f2	
х3		f3	
x4		f4	
x5		f5	
х6		f6	
x7		f7	
x8		f8	
х9		f9	
x10		f10	
x11		f11	
x12		f12	
x13		f13	
x14		f14	
x15		f15	
x16		f16	
x17		f17	
x18		f18	
x19		f19	
x20		f20	
x21		f21	
x22		f22	
x23		f23	
x24		f24	
x25		f25	
x26		f26	
x27		f27	
x28		f28	
x29		f29	
x30		f30	
x31		f31	
XLEN		FLEN	
XLEN-1	0	31	0
рс		fcsr	


XLEN

FLEN-1

VIEN 1


## **Vector Extension Additional State**

- 32 vector data registers, **v0-v31**, each VLEN bits long
- Vector length register v1
- Vector type register vtype
- Other control registers:
  - vstart
    - For trap handling
  - vrm/vxsat
    - Fixed-point rounding mode/saturation
    - Also appear in fcsr



# **Vector Type Register**





Bits	Contents
1:0	vlmul[1:0]
4:2	vsew[2:0]
6:5	vediv[1:0]
XLEN-1:7	Reserved (write 0)


vsew[2:0]	field encodes standard element width (SEW)
in bits of elem	ents in vector register (SEW = 8*2 <sup>vsew</sup> )

**vlmul**[1:0] encodes vector register length multiplier (LMUL =  $2^{vlmul}$  = 1-8)

**vediv**[1:0] encodes how vector elements are divided into equal sub-elements (EDIV = 2<sup>vediv</sup> = 1-8)


vsew	[2:0]		SEW									
0	0	0	8									
0	0	1	16									
0	1	0	32									
0	1	1	64									
1	0	0	128									
1	0	1	256									
1	1	0	512									
1	1	1	1024									


# **Example Vector Register Data Layouts (LMUL=1)**



# Setting vector configuration, vsetvli/vsetvl

The **vsetv1{i}** configuration instructions set the **vtype** register, and also set the **v1** register, returning the **v1** value in a scalar register





Usually use immediate form, **vsetvli**, to set **vtype** parameters.

The register version **vsetv1** is usually used for context save/restore

# vsetvl{i} operation


- The first scalar register argument, rs1, is the requested application vector length (AVL)
- The type argument (either immediate or second register) indicates how the vector registers should be configured
  - Configuration includes size of each element
- The vector length is set to the minimum of requested AVL and the maximum supported vector length (VLMAX) in the new configuration
  - VLMAX = LMUL\*VLEN/SEW
  - **v1** = min(AVL, VLMAX)
- The value placed in v1 is also written to the scalar destination register rd

# Simple stripmined vector memcpy example

```
# void *memcpy(void* dest, const void* src, size_t n)
                   # a0=dest, a1=src, a2=n
                   #
               memcpy:
Set configuration,
                     mv a3, a0 # Copy destination
calculate vector strip
                loop:
length
                 → vsetvli t0, a2, e8  # Vectors of 8b
                 + vlb.v v0, (a1)
                                                    # Load bytes
Unit-stride
                     add a1, a1, t0
                                                    # Bump pointer
vector load bytes
                     sub a2, a2, t0
                                                    # Decrement count
                 vsb.v v0, (a3)
                                                    # Store bytes
                     add a3, a3, t0
                                                    # Bump pointer
  Unit-stride vector
                     bnez a2, loop
                                                    # Any more?
  store bytes
                     ret
                                                    # Return
```

Binary machine code can run on machines with any VLEN!

## **Vector Load Instructions**



#### **Vector Store Instructions**



# **Vector Unit-Stride Loads/Stores**

```
# vd destination, rs1 base address, vm is mask encoding (v0.t or <missing>)
vlb.v
            vd, (rs1), vm # 8b signed
vlh.v
            vd, (rs1), vm # 16b signed
            vd. (rs1), vm # 32b signed
vlw.v
vlbu.v
            vd, (rs1), vm # 8b unsigned
            vd, (rs1), vm # 16b unsigned
vlhu.v
vlwu.v
            vd, (rs1), vm
                             # 32b unsigned
vle.v
             vd, (rs1), vm
                             # SEW
# vs3 store data, rs1 base address, vm is mask encoding (v0.t or <missing>)
vsb.v
            vs3, (rs1), vm # 8b store
vsh.v
            vs3, (rs1), vm # 16b store
            vs3, (rs1), vm # 32b store
VSW.V
            vs3, (rs1), vm # SEW store
vse.v
```

# **Vector Strided Load/Store Instructions**

```
# vd destination, rs1 base address, rs2 byte stride
vlsb.v vd, (rs1), rs2, vm # 8b
vlsh.v vd, (rs1), rs2, vm # 16b
vlsw.v
           vd, (rs1), rs2, vm # 32b
vlsbu.v
            vd, (rs1), rs2, vm # unsigned 8b
vlshu.v
             vd, (rs1), rs2, vm # unsigned 16b
vlswu.v
             vd, (rs1), rs2, vm # unsigned 32b
vlse.v
             vd, (rs1), rs2, vm # SEW
# vs3 store data, rs1 base address, rs2 byte stride
vssb.v
          vs3, (rs1), rs2, vm # 8b
vssh.v
          vs3, (rs1), rs2, vm # 16b
             vs3, (rs1), rs2, vm # 32b
VSSW.V
             vs3, (rs1), rs2, vm # SEW
vsse.v
```

# **Vector Indexed Loads/Stores**

```
# vd destination, rs1 base address, vs2 indices
vlxb.v vd, (rs1), vs2, vm # 8b
vlxh.v
           vd, (rs1), vs2, vm # 16b
vlxw.v
            vd, (rs1), vs2, vm # 32b
vlxbu.v
           vd, (rs1), vs2, vm # 8b unsigned
            vd, (rs1), vs2, vm # 16b unsigned
vlxhu.v
vlxwu.v
            vd, (rs1), vs2, vm # 32b unsigned
vlxe.v
            vd, (rs1), vs2, vm # SEW
# Vector ordered-indexed store instructions
# vs3 store data, rs1 base address, vs2 indices
vsxb.v vs3, (rs1), vs2, vm # 8b
vsxh.v vs3, (rs1), vs2, vm # 16b
            vs3, (rs1), vs2, vm # 32b
VSXW.V
vsxe.v
            vs3, (rs1), vs2, vm # SEW
# Vector unordered-indexed store instructions
vsuxb.v vs3, (rs1), vs2, vm # 8b
vsuxh.v
         vs3, (rs1), vs2, vm # 16b
vsuxw.v vs3, (rs1), vs2, vm # 32b
            vs3, (rs1), vs2, vm # SEW
vsuxe.v
```

# **Vector Length Multiplier, LMUL**

- Gives fewer but longer vector registers
- Set by vlmul[1:0] field in vtype during setvli

F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	Byte
			3				2				1				0	v2 * n + 0
			7				6				5				4	v2 * n + 1

LMUL=4

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1		Byte
			9				8				1				0	v4 * n + 0
			В				Α				3				2	v4 * n + :
			D				С				5				4	v4 * n + 2
			F				Е				7				6	v4 * n + 3

# LMUL=8 stripmined vector memcpy example

```
# void *memcpy(void* dest, const void* src, size_t n)
                   \# a0=dest, a1=src, a2=n
                                                               Combine eight vector
                   #
                                                               registers into group
                 memcpy:
Set configuration,
                      mv a3, a0 # Copy destination
calculate vector strip
                                                               (v0,v1,...,v7)
                 loop:
length
                  → vsetvli t0, a2, e8,m8 # Vectors of 8b
                  + vlb.v v0, (a1)
                                                      # Load bytes
Unit-stride
                      add a1, a1, t0
                                                      # Bump pointer
vector load bytes
                      sub a2, a2, t0
                                                      # Decrement count
                   vsb.v v0, (a3)
                                                      # Store bytes
                      add a3, a3, t0
                                                      # Bump pointer
  Unit-stride vector
                      bnez a2, loop
                                                      # Any more?
  store bytes
                      ret
                                                      # Return
```

Binary machine code can run on machines with any VLEN!

# **Mixed-Width Loops**

- Have different element widths in one loop, even in one instruction
- Want same number of elements in each vector register, even if different bits/element
- Solution: Keep SEW/LMUL constant

VLEN=256b, SLEN=128b

#### SEW=8b, LMUL=1, VLMAX=32

1F 1E 1D 1C 1B 1A 19 18 17 16 15 14 13 12 11 10 F E D C B A 9 8 7 6 5 4 3 2 1 0 Byte

1F 1E 1D 1C 1B 1A 19 18 17 16 15 14 13 12 11 10 F E D C B A 9 8 7 6 5 4 3 2 1 0 V1\*n+0

#### SEW=16b, LMUL=2, VLMAX=32

1F 1E	1D	1C_1E	3 1A	19 1	3 17	16	15 1	4 1	3 12	11	10	F	Е	D	С	В	Α	9	8	7	6	5 4	3	2	1	0	Byte
17	:	16	15	1	4	13	1	2	11		10		7		6		5		4		3	2		1		0	v2 * n + 0
1F	1	1E	1D	1	c	1B	1	Α	19		18		F		Е		D		С	-	в	Α	Т	9		8	v2 * n + 1

#### SEW=32b, LMUL=4, VLMAX=32

1F 1E 1D 1C	1B 1A 19 18	17 16 15 14	13 12 11 10	FEDC	B A 9 8	7 6 5 4	3 2 1 0	Byte
13	12	11	10	3	2	1	0	v4 * n + 0
17	16	15	14	7	6	5	4	v4 * n + 1
1B	1A	19	18	В	A	9	8	v4 * n + 2
1F	1E	1D	1C	F	E	D	С	v4 * n + 3

#### SEW=64b, LMUL=8, VLMAX=32

1F 1E 1D 1C 1B 1A 19 18	17 16 15 14 13 12 11 10	FEDCBA98	7 6 5 4 3 2 1 0	Byte
11	10	1	-	v8 * n + 0
13	12	3	2	v8 * n + 1
15	14	5	4	v8 * n + 2
17	16	7		v8 * n + 3
19	18	9	8	v8 * n + 4
18	1A	В	A	v8 * n + 5
10	10	D	С	v8 * n + 6
1F	16	F	E	v8 * n + 7

## **CS152 Administrivia**

- PS 4 due Friday April 5 in Section
- Lab 4 out on Friday
- Lab 3 due Monday April 8

# **CS252 Administrivia**

Next week readings: Cray-1, VLIW & Trace Scheduling

21