






CS 61C: Great Ideas in Computer Architecture *Introduction to Machine Language*

Randy H. Katz

<http://inst.eecs.Berkeley.edu/~cs61c/fa13>

New-School Machine Structures (It's a bit more complicated!)

<ul style="list-style-type: none"> • Parallel Requests Assigned to computer e.g., Search "Katz" • Parallel Threads Assigned to core e.g., Lookup, Ads • Parallel Instructions >1 instruction @ one time e.g., 5 pipelined instructions • Parallel Data >1 data item @ one time e.g., Add of 4 pairs of words • Hardware descriptions All gates @ one time • Programming Languages 	<p><i>Software</i></p> <p style="font-size: 2em;"> </p> <p><i>Hardware</i></p>	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>Warehouse Scale Computer</p>  </div> <div style="width: 45%;"> <p>Smart Phone</p>  </div> </div> <p style="text-align: center;"><i>Harness Parallelism & Achieve High Performance</i></p> 
---	--	---



Agenda

- Machine Language
- Administrivia
- Operands
- Technology Break
- Decisions
- And in Conclusion ...

1/31/12

Fall 2013 -- Lecture #5

5

Agenda

- Machine Language
- Administrivia
- Operands
- Technology Break
- Decisions
- And in Conclusion ...

1/31/12

Fall 2013 -- Lecture #5

6

The Language a Computer Understands

- Word a computer understands: *instruction*
- Vocabulary of all words a computer understands: *instruction set* (aka *instruction set architecture* or *ISA*)
- Different computers may have *different* vocabularies (i.e., different ISAs)
 - iPhone not same as Macbook
- Or the *same* vocabulary (i.e., same ISA)
 - iPhone and iPad computers have same instruction set

1/31/12

Fall 2013 -- Lecture #5

7

The Language a Computer Understands

- Why not all the same? Why not all different?
What might be pros and cons?

1/31/12

Fall 2013 -- Lecture #5

8

The Language a Computer Understands

- Why not all the same? Why not all different? What might be pros and cons?
 - Single ISA (*to rule them all*):
 - Leverage common compilers, operating systems, etc.
 - BUT fairly easy to retarget these for different ISAs (e.g., Linux, gcc)
 - Multiple ISAs:
 - Specialized instructions for specialized applications
 - Different tradeoffs in resources used (e.g., functionality, memory demands, complexity, power consumption, etc.)
 - Competition and innovation is good, especially in emerging environments (e.g., mobile devices)

1/31/12

Fall 2013 -- Lecture #5

9

MIPS: Instruction Set for CS 61C

- MIPS is a real-world ISA (see www.mips.com)
 - Standard instruction set for networking equipment
 - Was also used in original Nintendo-64!
- Elegant example of a *Reduced Instruction Set Computer* (RISC) instruction set
- Invented by John Hennessy @ Stanford
 - *Why not Berkeley/Sun RISC invented by Dave Patterson? Ask him!*

9/12/13

Fall 2012 -- Lecture #6

10

RISC Design Principles

- Basic RISC principle: “A simpler CPU (the hardware that interprets machine language) is a faster CPU” (CPU → *Core*)
- Focus of the RISC design is reduction of the number and complexity of instructions in the ISA
- A number of the more common strategies include:
 - Fixed instruction length, generally a single word;
Simplifies process of fetching instructions from memory
 - Simplified addressing modes;
Simplifies process of fetching operands from memory
 - Fewer and simpler instructions in the instruction set;
Simplifies process of executing instructions
 - Only load and store instructions access memory;
E.g., no add memory to register, add memory to memory, etc.
 - *Let the compiler do it.* Use a good compiler to break complex high-level language statements into a number of simple assembly language statements

1/31/12

Fall 2013 – Lecture #5

11

Mainstream ISAs

- ARM (Advanced RISC Machine) is most popular RISC
 - In every smart phone-like device (e.g., iPhone, iPad, iPod, ...)
- Intel 80x86 is another popular ISA and is used in Macbook and PCs (Core i3, Core i5, Core i7, ...)
 - x86 is a *Complex Instruction Set Computer (CISC)*
 - 20x ARM sold vs. 80x86 (i.e., 5 billion vs. 0.3 billion)

9/12/13

Fall 2012 – Lecture #6

12

MIPS Green Card

MIPS Reference Data

NAME, MNEMONIC	FOR- MATT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Branch On FP True	bc1t	$F1 \neq FFPcond \text{ PC} \leftarrow \text{PC} + \text{BranchAddr}$	(4) 1181
Branch On FP False	bc1f	$F1 = FFPcond \text{ PC} \leftarrow \text{PC} + \text{BranchAddr}$	(4) 1180
Divide	div	$R \leftarrow \text{Lo}(R) / \text{Hi}(R)$	(6) 00001b
Divide Unsignd	divu	$R \leftarrow \text{Lo}(R) / \text{Hi}(R)$	(6) 00001b
FP Add Single	add.s	$F[R] \leftarrow F[R] + F[R]$	(11) 00000
FP Add Double	add.d	$F[R] \leftarrow F[R] + F[R]$	(11) 00000
FP Compare Single	cmp.s	$F[FPcond] \leftarrow F[R] > F[R]$	(11) 00000
FP Compare Double	cmp.d	$F[FPcond] \leftarrow F[R] > F[R]$	(11) 00000
FP Divide Single	div.s	$F[R] \leftarrow F[R] / F[R]$	(11) 00000
FP Divide Double	div.d	$F[R] \leftarrow F[R] / F[R]$	(11) 00000
FP Multiply Single	mul.s	$F[R] \leftarrow F[R] * F[R]$	(11) 00000
FP Multiply Double	mul.d	$F[R] \leftarrow F[R] * F[R]$	(11) 00000
FP Subtract Single	sub.s	$F[R] \leftarrow F[R] - F[R]$	(11) 00000
FP Subtract Double	sub.d	$F[R] \leftarrow F[R] - F[R]$	(11) 00000
Load FP Single	lwc1	$F[R] \leftarrow M[R] \text{ (single precision)}$	(2) 3100000
Load FP Double	lwc2	$F[R] \leftarrow M[R] \text{ (double precision)}$	(2) 3100000
Move From Hi	mfc0	$R \leftarrow \text{Hi}$	(6) 0000000
Move From Lo	mfc0	$R \leftarrow \text{Lo}$	(6) 0000000
Move From Control	mfc0	$R \leftarrow \text{CSR}$	(6) 0000000
Multiply	mult	$R \leftarrow \text{Hi}(R) * \text{Lo}(R)$	(6) 0000000
Multiply Unsignd	multu	$R \leftarrow \text{Hi}(R) * \text{Lo}(R)$	(6) 0000000
Shift Right Arith.	sra	$R \leftarrow R \gg \text{shamt}$	(6) 0000000
Shift Right Logic.	srl	$R \leftarrow R \gg \text{shamt}$	(6) 0000000
Store FP Single	swc1	$M[R] \leftarrow F[R] \text{ (single precision)}$	(2) 3900000
Store FP Double	swc2	$M[R] \leftarrow F[R] \text{ (double precision)}$	(2) 3900000
Store Word	sw	$M[R] \leftarrow R$	(2) 2900000
Subtract	sub	$R \leftarrow R - R$	(1) 0220000
Subtract Unsignd	subu	$R \leftarrow R - R$	(1) 0220000

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MATT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bc1t	$F1 \neq FFPcond \text{ PC} \leftarrow \text{PC} + \text{BranchAddr}$	(4) 1181
Branch On FP False	bc1f	$F1 = FFPcond \text{ PC} \leftarrow \text{PC} + \text{BranchAddr}$	(4) 1180
Divide	div	$R \leftarrow \text{Lo}(R) / \text{Hi}(R)$	(6) 00001b
Divide Unsignd	divu	$R \leftarrow \text{Lo}(R) / \text{Hi}(R)$	(6) 00001b
FP Add Single	add.s	$F[R] \leftarrow F[R] + F[R]$	(11) 00000
FP Add Double	add.d	$F[R] \leftarrow F[R] + F[R]$	(11) 00000
FP Compare Single	cmp.s	$F[FPcond] \leftarrow F[R] > F[R]$	(11) 00000
FP Compare Double	cmp.d	$F[FPcond] \leftarrow F[R] > F[R]$	(11) 00000
FP Divide Single	div.s	$F[R] \leftarrow F[R] / F[R]$	(11) 00000
FP Divide Double	div.d	$F[R] \leftarrow F[R] / F[R]$	(11) 00000
FP Multiply Single	mul.s	$F[R] \leftarrow F[R] * F[R]$	(11) 00000
FP Multiply Double	mul.d	$F[R] \leftarrow F[R] * F[R]$	(11) 00000
FP Subtract Single	sub.s	$F[R] \leftarrow F[R] - F[R]$	(11) 00000
FP Subtract Double	sub.d	$F[R] \leftarrow F[R] - F[R]$	(11) 00000
Load FP Single	lwc1	$F[R] \leftarrow M[R] \text{ (single precision)}$	(2) 3100000
Load FP Double	lwc2	$F[R] \leftarrow M[R] \text{ (double precision)}$	(2) 3100000
Move From Hi	mfc0	$R \leftarrow \text{Hi}$	(6) 0000000
Move From Lo	mfc0	$R \leftarrow \text{Lo}$	(6) 0000000
Move From Control	mfc0	$R \leftarrow \text{CSR}$	(6) 0000000
Multiply	mult	$R \leftarrow \text{Hi}(R) * \text{Lo}(R)$	(6) 0000000
Multiply Unsignd	multu	$R \leftarrow \text{Hi}(R) * \text{Lo}(R)$	(6) 0000000
Shift Right Arith.	sra	$R \leftarrow R \gg \text{shamt}$	(6) 0000000
Shift Right Logic.	srl	$R \leftarrow R \gg \text{shamt}$	(6) 0000000
Store FP Single	swc1	$M[R] \leftarrow F[R] \text{ (single precision)}$	(2) 3900000
Store FP Double	swc2	$M[R] \leftarrow F[R] \text{ (double precision)}$	(2) 3900000
Store Word	sw	$M[R] \leftarrow R$	(2) 2900000
Subtract	sub	$R \leftarrow R - R$	(1) 0220000
Subtract Unsignd	subu	$R \leftarrow R - R$	(1) 0220000

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	func
1	26	5	5	5	5	6
J	26	rs	rt <td colspan="3">address</td>	address		
1	26	26				

1/31/12

MIPS Green Card

OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS	OPCODE	BASE	ASCII	HEXA-ASCII
add	000000	0	ADD	00
addi	000001	1	ADDI	01
and	000100	2	AND	10
andi	000101	3	ANDI	11
or	000110	4	OR	12
ori	000111	5	ORI	13
sl	001000	6	SL	14
sli	001001	7	SLI	15
sll	001010	8	SLL	16
slli	001011	9	SLLI	17
sr	001100	10	SR	18
srl	001101	11	SRL	19
srlw	001110	12	SRLW	20
srlwi	001111	13	SRLWI	21
sw	001000	14	SW	22
swl	001001	15	SWL	23
swc1	001010	16	SWC1	24
swc2	001011	17	SWC2	25
xor	001100	18	XOR	26
xori	001101	19	XORI	27
xorw	001110	20	XORW	28
xorwi	001111	21	XORWI	29
lbu	100000	30	LBU	30
lbu16	100001	31	LBU16	31
lbu8	100010	32	LBU8	32
lbu16u	100011	33	LBU16U	33
lbu8u	100100	34	LBU8U	34
lbu16u16	100101	35	LBU16U16	35
lbu16u8	100110	36	LBU16U8	36
lbu16u8u	100111	37	LBU16U8U	37
lbu8u8	101000	38	LBU8U8	38
lbu8u8u	101001	39	LBU8U8U	39
lbu8u16	101010	40	LBU8U16	40
lbu8u16u	101011	41	LBU8U16U	41
lbu16u16u	101100	42	LBU16U16U	42
lbu16u16u16	101101	43	LBU16U16U16	43
lbu16u16u8	101110	44	LBU16U16U8	44
lbu16u16u8u	101111	45	LBU16U16U8U	45
lbu8u8u8	110000	46	LBU8U8U8	46
lbu8u8u8u	110001	47	LBU8U8U8U	47
lbu8u8u16	110010	48	LBU8U8U16	48
lbu8u8u16u	110011	49	LBU8U8U16U	49
lbu8u16u16	110100	50	LBU8U16U16	50
lbu8u16u16u	110101	51	LBU8U16U16U	51
lbu8u16u16u16	110110	52	LBU8U16U16U16	52
lbu8u16u16u16u	110111	53	LBU8U16U16U16U	53
lbu8u16u16u8	111000	54	LBU8U16U16U8	54
lbu8u16u16u8u	111001	55	LBU8U16U16U8U	55
lbu8u16u16u8u16	111010	56	LBU8U16U16U8U16	56
lbu8u16u16u8u16u	111011	57	LBU8U16U16U8U16U	57
lbu8u16u16u8u16u16	111100	58	LBU8U16U16U8U16U16	58
lbu8u16u16u8u16u16u	111101	59	LBU8U16U16U8U16U16U	59
lbu8u16u16u8u16u16u16	111110	60	LBU8U16U16U8U16U16U16	60
lbu8u16u16u8u16u16u16u	111111	61	LBU8U16U16U8U16U16U16U	61
lbu8u16u16u8u16u16u16u16	111111	62	LBU8U16U16U8U16U16U16U16	62
lbu8u16u16u8u16u16u16u16u	111111	63	LBU8U16U16U8U16U16U16U16U	63

1/31/12

Copyright 2009 by Eletronics, Inc. All rights reserved. From Patents and Proceedings, Computer Organization and Design, 4th ed.

STANDARD IEEE 754 Svr

$(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$

where Single Precision Bias = 127,
Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

Bit	Exponent	Fraction
31	30	23
31	30	23
31	30	23

MEMORY ALLOCATION

Stack grows down from high memory addresses.

Stack Frame includes: Saved Register, Local Variable, Saved Register, Argument, Higher Memory Address.

DATA ALIGNMENT

Word	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Value of three least significant bits of byte address (Big Endian Byte)

EXCEPTION CONTROL REGISTERS, CAUSE AND STATUS

ID	Interrupts	Mask	Status
31	31	31	31
31	31	31	31
31	31	31	31

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Reserved	Reserved	10	Reserved	Reserved
4	Address Error Exception	(load or instruction fetch)	18	Reserved	Reserved
5	Access Exception	(store)	11	Cpu Unimplemented	Unimplemented
6	Instruction Fetch	Instruction Fetch	12	Cpu Address Error	Address Error
7	DBE	Bus Error on Load or Store	13	Trap	Trap
8	System Exception	System Exception	15	FP Floating Point Exception	FP Exception

SIZE PREFIXES (10⁹ for Giga, 10⁶ for Mega, 10³ for Kilo, 10⁰ for Base)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 ⁹	Giga	10 ⁶	Mega	10 ³	Kilo	10 ⁰	Base
10 ⁹	Giga	10 ⁶	Mega	10 ³	Kilo	10 ⁰	Base
10 ⁹	Giga	10 ⁶	Mega	10 ³	Kilo	10 ⁰	Base

Inspired by the IBM 360 “Green Card”

IBM System/360 Reference Data

MACHINE INSTRUCTIONS		OP	IBM		
NAME	MNEMONIC	CODE	NO.	MODE	OR RANGE
Add IsI	AR	1A	RR	R1,R2	
Add IsI	A	5A	RX	R1,R2,R3,R21	
Add Decimal IsI	AP	FA	SS	D11L,R1,D12L,R21	
Add Halfword IsI	AH	AA	RX	R1,R2,R3,R21	
Add Logical IsI	ALR	1E	RR	R1,R2	
Add Logical IsI	AL	5E	RX	R1,R2,R3,R21	
AND IsI	NR	14	RR	R1,R2	
AND IsI	N	54	RX	R1,R2,R3,R21	
AND IsI	ND	54	SI	D11R11,I2	
AND IsI	NC	04	SS	D11L,R1,D12R21	
Branch and Link	BALR	05	RR	R1,R2	
Branch and Link	BAL	45	RR	R1,R2,R3,R21	
Branch and Store IsI	BAGR	0D	RR	R1,R2	
Branch and Store IsI	BAS	4D	RR	R1,R2,R3,R21	
Branch on Condition	BCR	07	RR	R1,R2	
Branch on Condition	BC	47	RR	R1,R2,R3,R21	
Branch on Count	BCTR	06	RR	R1,R2	
Branch on Count	BCT	46	RR	R1,R2,R3,R21	
Branch on Index High	BCHI	86	RS	R1,R3,D12R21	
Branch on Index Low or Equal	BKLE	87	RS	R1,R3,D12R21	
Compare IsI	CR	19	RR	R1,R2	
Compare IsI	C	59	RX	R1,R2,R3,R21	
Compare Decimal IsI	CP	F9	SS	D11L,R1,D12L,R21	
Compare Halfword IsI	CH	49	RX	R1,R2,R3,R21	
Compare Logical IsI	CLR	10	RR	R1,R2	
Compare Logical IsI	CL	50	RX	R1,R2,R3,R21	
Compare Logical IsI	CLC	06	SS	D11L,R1,D12R21	
Compare Logical IsI	CLI	56	SI	D11R11,I2	
Convert to Binary	CVB	4F	RX	R1,R2,R3,R21	
Convert to Decimal	CVD	4E	RX	R1,R2,R3,R21	
Diagnose IsI	DR	83	SI		
Divide	D	1D	RR	R1,R2	
Divide	D	5D	RX	R1,R2,R3,R21	
Divide Decimal IsI	DP	F0	SS	D11L,R1,D12L,R21	
ExIsI IsI	ED	0E	SS	D11L,R1,D12R21	
ExIsI and Mask IsI	EDMK	0F	SS	D11L,R1,D12R21	
Exclusive OR IsI	XR	17	RR	R1,R2	
Exclusive OR IsI	X	57	RX	R1,R2,R3,R21	
Exclusive OR IsI	XI	07	SI	D11R11,I2	
Exclusive OR IsI	XC	07	SS	D11L,R1,D12R21	
Exclusive OR IsI	EX	44	RX	R1,R2,R3,R21	
Halt IsI	HIO	9C	SI	D11R11,I2	
Insert Character	IC	43	RR	R1,R2	
Insert Diagnose Key IsI	ISK	08	RR	R1,R2	
Load	L	18	RR	R1,R2	
Load	L	58	RX	R1,R2,R3,R21	
Load Address	LA	41	RR	R1,R2,R3,R21	
Load and Test IsI	LTR	12	RR	R1,R2	
Load Complement IsI	LCR	13	RR	R1,R2	
Load Halfword	LH	40	RX	R1,R2,R3,R21	
Load Multiple	LM	98	RS	R1,R3,D12R21	
Load Multiple Control IsI	LMC	80	RS	R1,R3,D12R21	
Load Negative IsI	LNR	11	RR	R1,R2	
Load Register IsI	LPS	10	RR	R1,R2	
Load PSW IsI	LPSW	83	SI	D11R11,I2	
Load PSW Address IsI	LPSA	81	RR	R1,R2,R3,R21	
Move	MVI	82	SI	D11R11,I2	
Move	MVC	D2	SS	D11L,R1,D12R21	
Move Numeric	MVN	D1	SS	D11L,R1,D12R21	
Move with Offset	MVDO	F1	SS	D11L,R1,D12L,R21	
Move Zeros	MVZ	D3	SS	D11L,R1,D12R21	
Multiply	MR	5C	RR	R1,R2	
Multiply	M	5C	RX	R1,R2,R3,R21	
Multiply Decimal IsI	MP	FC	SS	D11L,R1,D12L,R21	
Multiply Halfword	MH	4C	RX	R1,R2,R3,R21	
OR IsI	OR	18	RR	R1,R2	
OR IsI	O	58	RX	R1,R2,R3,R21	
OR IsI	OR	98	SI	D11R11,I2	

1/31/12

Fall 2013 -- Lecture #5

15

MIPS Instructions

- Every computer does arithmetic
- *Instruct* a computer to do addition:
 - add a, b, c
 - Add b to c and put sum into a
- 3 operands: 2 sources + 1 destination for sum
- One operation per MIPS instruction
- How do you write the same operation in C?

1/31/12

Fall 2013 -- Lecture #5

16

Guess More MIPS instructions

- Subtract c from b and put difference in a ?
- Multiply b by c and put product in a ?
- Divide b by c and put quotient in a ?

1/31/12

Fall 2013 -- Lecture #5

17

Guess More MIPS instructions

- Subtract c from b and put difference in a ?
`sub a, b, c`
- Multiply b by c and put product in a ?
`mul a, b, c`
- Divide b by c and put quotient in a ?
`div a, b, c`

1/31/12

Fall 2013 -- Lecture #5

18

Guess More MIPS instructions

- C operator `&`: `c & b` with result in `a`?
- C operator `|`: `c | b` with result in `a`?
- C operator `<<`: `b << c` with result in `a`?
- C operator `>>`: `b >> c` with result in `a`?

1/31/12

Fall 2013 -- Lecture #5

19

Guess More MIPS instructions

- C operator `&`: `c & b` with result in `a`?
`and a, b, c`
- C operator `|`: `c | b` with result in `a`?
`or a, b, c`
- C operator `<<`: `b << c` with result in `a`?
`sll a, b, c`
- C operator `>>`: `b >> c` with result in `a`?
`srl a, b, c`

1/31/12

Fall 2013 -- Lecture #5

20

Example Instructions

- MIPS instructions are inflexible, rigid:
 - Just one arithmetic operation per instruction
 - Always with three operands
- How write this C expression in MIPS?

$$a = b + c + d + e$$

1/31/12

Fall 2013 -- Lecture #5

21

Example Instructions

- MIPS instructions are inflexible, rigid:
 - Just one arithmetic operation per instruction
 - Always with three operands
- How write this C expression in MIPS?

$$a = b + c + d + e$$

```
add t1, d, e
```

```
add t2, c, t1
```

```
add a, b, t2
```

1/31/12

Fall 2013 -- Lecture #5

22

Comments in MIPS

- Can add comments to MIPS instruction by putting # that continues to end of line of text

```
add a, b, c # b + c is placed in a
```

```
add a, a, d # b + c + d is now in a
```

```
add a, a, e # b + c + d + e is in a
```

- Are *extremely* useful!

1/31/12

Fall 2013 -- Lecture #5

23

C to MIPS

- What is MIPS code that performs same as?

```
a = b + c;
```

```
d = a - e;
```

- What is MIPS code that performs same as?

```
f = (g + h) - (i + j);
```

1/31/12

Fall 2013 -- Lecture #5

24

C to MIPS

- What is MIPS code that performs same as?

```
a = b + c; add a, b, c
```

```
d = a - e; sub d, a, e
```

- What is MIPS code that performs same as?

```
f = (g + h) - (i + j);
```

```
add t1, i, j
```

```
add t2, g, h
```

```
sub f, t2, t1
```

1/31/12

Fall 2013 -- Lecture #5

25

For a given function, which programming language likely takes the most lines of code? (most to least)

- Python, MIPS, C
- C, Python, MIPS
- MIPS, Python, C
- MIPS, C, Python



26



For a given function, which programming language likely takes the most lines of code? (most to least)

- Python, MIPS, C
- C, Python, MIPS
- MIPS, Python, C
- MIPS, C, Python

27

Agenda

- Machine Language
- **Administrivia**
- Operands
- Technology Break
- Decisions
- And in Conclusion ...

1/31/12

Fall 2013 -- Lecture #5

28

Administrivia

- This week in lab and homework:
 - HW #2 due Sunday
 - Lab #3 EC2 to be posted soon

CS61c in the News

Agenda

- Machine Language
- Administrivia
- **Operands**
- Technology Break
- Decisions
- Summary

1/31/12

Fall 2013 -- Lecture #5

31

Computer Hardware Operands

- High-Level Programming languages:
could have millions of variables
- Instruction sets have fixed, smaller number
- Called *registers*
 - “Bricks” of computer hardware
 - Fastest way to store data in computer hardware
 - Visible to (the “assembly language”) programmer
- MIPS Instruction Set has 32 registers

1/31/12

Fall 2013 -- Lecture #5

32

Why Just 32 Registers?

- RISC Design Principle: *Smaller is faster*
 - But you can be too small ...
- Hardware would likely be slower with 64, 128, or 256 registers
- 32 is enough for compiler to translate typical C programs, and not run out of registers very often
 - ARM instruction set has only 16 registers
 - May be faster, but compiler may run out of registers too often (aka “spilling registers to memory”)

1/31/12

Fall 2013 – Lecture #5

33

Names of MIPS Registers

- For registers that hold programmer variables:
\$s0, \$s1, \$s2, ...
- For registers that hold temporary variables:
\$t0, \$t1, \$t2, ...

1/31/12

Fall 2013 – Lecture #5

34

Names of MIPS Registers

- Suppose variables `f`, `g`, `h`, `i`, and `j` are assigned to the registers `$s0`, `$s1`, `$s2`, `$s3`, and `$s4`, respectively. What is MIPS for $f = (g + h) - (i + j);$

1/31/12

Fall 2013 -- Lecture #5

35

Names of MIPS Registers

- Suppose variables `f`, `g`, `h`, `i`, and `j` are assigned to the registers `$s0`, `$s1`, `$s2`, `$s3`, and `$s4`, respectively. What is MIPS for

$$f = (g + h) - (i + j);$$

```
add $t1, $s3, $s4
```

```
add $t2, $s1, $s2
```

```
sub $s0, $t2, $t1
```

1/31/12

Fall 2013 -- Lecture #5

36

Size of Registers

- *Bit* is the atom of Computer Hardware: contains either 0 or 1
 - True “alphabet” of computer hardware is 0, 1
 - Will eventually express MIPS instructions as combinations of 0s and 1s (in Machine Language)
- MIPS registers are 32 bits wide
- MIPS calls this quantity a *word*
 - Some computers use 16-bit or 64-bit wide words
 - E.g., Intel 80x86, MIPS64


1/31/12

Fall 2013 – Lecture #5

37

Data Structures vs. Simple Variables

- In addition to registers, a computer also has *memory* that holds millions / billions of words
- Memory is a single dimension array, starting at 0
- To access memory, need an *address* (like an array index)
- But MIPS instructions only operate on registers!
- Solution: instructions specialized to transfer words (data) between memory and registers
- Called *data transfer instructions*



1/31/12

Fall 2013 – Lecture #5

38

Transfer from Memory to Register

- MIPS instruction: *Load Word*, abbreviated `lw`
- Assume `A` is an array of 100 words, variables `g` and `h` map to registers `$s1` and `$s2`, the starting address/base address of the array `A` is in `$s3`
- `int A[100];`
`g = h + A[3];`
- Becomes:
`lw $t0, 3($s3) # Temp reg $t0 gets A[3]`
`add $s1, $s2, $t0 # g = h + A[3]`

1/31/12

Fall 2013 -- Lecture #5

39

Memory Addresses are in Bytes

- Lots of data is smaller than 32 bits, but rarely smaller than 8 bits – works fine if everything is a multiple of 8 bits
- 8 bit item is called a *byte*
(1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are 4 bytes apart
– Word address is same as leftmost byte

Addr of lowest byte in
word is addr of word

...
<u>12</u>	13	14	15
<u>8</u>	9	10	11
<u>4</u>	5	6	7
<u>0</u>	1	2	3

1/31/12

Fall 2013 -- Lecture #5

40

Transfer from *Memory to Register*

- MIPS instruction: *Load Word*, abbreviated `lw`
- Assume `A` is an array of 100 words, variables `g` and `h` map to registers `$s1` and `$s2`, the starting address/base address of the array `A` is in `$s3`

```
g = h + A[3];
```

- Becomes:

```
lw $t0, 12($s3) # Temp reg $t0 gets A[3]
add $s1, $s2, $t0 # g = h + A[3]
```

1/31/12

Fall 2013 -- Lecture #5

41

Transfer from *Register to Memory*

- MIPS instruction: *Store Word*, abbreviated `sw`
- Assume `A` is an array of 100 words, variables `g` and `h` map to registers `$s1` and `$s2`, the starting address, or base address, of the array `A` is in `$s3`

```
A[10] = h + A[3];
```

- Turns into

```
lw $t0, 12($s3) # Temp reg $t0 gets A[3]
add $t0, $s2, $t0 # t0 = h + A[3]
sw $t0, 40($s3) # A[10] = h + A[3]
```

1/31/12

Fall 2013 -- Lecture #5

42

Transfer from *Register to Memory*

- MIPS instruction: *Store Word*, abbreviated `sw`
- Assume `A` is an array of 100 words, variables `g` and `h` map to registers `$s1` and `$s2`, the starting address, or base address, of the array `A` is in `$s3`

`A[10] = h + A[3];`

- Turns into

`lw $t0, 12($s3) # Temp reg $t0 gets A[3]`

`add $t0, $s2, $t0 # t0 = h + A[3]`

`sw $t0, 40($s3) # A[10] = h + A[3]`

1/31/12

Fall 2013 -- Lecture #5

43

Speed of Registers vs. Memory

- Given that
 - Registers: 32 words (128 Bytes)
 - Memory: Billions of bytes (2 GB to 8 GB on laptop)
- and the RISC principle is...
 - Smaller is faster
- How much faster are registers than memory??
- About 100-500 times faster!

1/31/12

Fall 2013 -- Lecture #5

44



Which of the following is TRUE?

- `add $t0, $t1, 4($t2)` is valid MIPS
- Can byte address 8GB with a MIPS word
- `imm` must be a multiple of 4 for `lw $t0, imm($s0)` to be valid
- If MIPS halved the number of registers available, it would be twice as fast

45



Which of the following is TRUE?

NONE!

- `add $t0, $t1, 4($t2)` is valid MIPS
- Can byte address 8GB with a MIPS word
- `imm` must be a multiple of 4 for `lw $t0, imm($s0)` to be valid
- If MIPS halved the number of registers available, it would be twice as fast

46

And In Conclusion ...

- Computer words and vocabulary are called instructions and instruction set respectively
- MIPS is example RISC instruction set in this class
- Rigid format: one operation, two source operands, one destination
 - add, sub, mul, div, and, or, sll, srl
 - lw, sw to move data to/from registers from/to memory
- Simple mappings from arithmetic expressions, array access, if-then-else in C to MIPS instructions