

# CS 61C: Great Ideas in Computer Architecture




## *Introduction to Hardware: Representations and State*

Instructor:


Randy H. Katz

<http://inst.eecs.Berkeley.edu/~cs61c/fa13>

## You are Here!

<ul style="list-style-type: none"> <li>• <b>Parallel Requests</b> Assigned to computer e.g., Search "Katz"</li> <li>• <b>Parallel Threads</b> Assigned to core e.g., Lookup, Ads</li> <li>• <b>Parallel Instructions</b> &gt;1 instruction @ one time e.g., 5 pipelined instructions</li> <li>• <b>Parallel Data</b> &gt;1 data item @ one time e.g., Add of 4 pairs of words</li> <li>• <b>Hardware descriptions</b> All gates @ one time</li> <li>• <b>Programming Languages</b></li> </ul>	<p style="font-size: 2em;"> </p>	<p style="text-align: center;"><i>Software</i>   <i>Hardware</i></p> <p style="text-align: center;"><i>Harness Parallelism &amp; Achieve High Performance</i></p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Warehouse Scale Computer</p>  </div> <div style="text-align: center;"> <p>Smart Phone</p>  </div> </div> <div style="text-align: center; margin-top: 20px;">  <p style="text-align: right; color: red;">Today</p> </div>
---	----------------------------------	--

## Levels of Representation/ Interpretation



## Agenda

- Switching Networks, Transistors
- Gates and Truth Tables for Circuits
- Boolean Algebra
- Logisim
- State Machines
- And in Conclusion, ...

## Agenda

- Switching Networks, Transistors
- Gates and Truth Tables for Circuits
- Boolean Algebra
- Logisim
- State Machines
- And in Conclusion, ...

11/6/13

Fall 2013 -- Lecture #17

5

## Hardware Design

- Next several weeks: how a modern processor is built, starting with basic elements as building blocks
- Why study hardware design?
  - Understand capabilities and limitations of hw in general and processors in particular
  - What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
  - Background for more in depth hw courses (CS 152)
  - Hard to know what will need for next 30 years
  - There is just so much you can do with standard processors: you may need to design own custom hw for extra performance
    - Even some commercial processors today have customizable hardware!

11/6/13

Fall 2013 -- Lecture #17

6

## Synchronous Digital Systems

*Hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System*

### *Synchronous:*

- All operations coordinated by a central clock
  - “Heartbeat” of the system!

### *Digital:*

- Represent all values by two discrete values
- Electrical signals are treated as 1’s and 0’s
  - 1 and 0 are complements of each other
- High /low voltage for true / false, 1 / 0


11/6/13

Fall 2013 -- Lecture #17

7

## Switches: Basic Element of Physical Implementations

- Implementing a simple circuit (arrow shows action if wire changes to “1” or is *asserted*):



Z ≡ A



11/6/13

Fall 2013 -- Lecture #17

8

## Switches (cont'd)

- Compose switches into more complex ones (Boolean functions):




11/6/13

Fall 2013 -- Lecture #17

9

## Historical Note

- Early computer designers built ad hoc circuits from switches
- Began to notice common patterns in their work: ANDs, ORs, ...
- Master's thesis (by Claude Shannon) made link between work and 19<sup>th</sup> Century Mathematician George Boole
  - Called it "Boolean" in his honor
- Could apply math to give theory to hardware design, minimization, ...



11/6/13

Fall 2013 -- Lecture #17

10

## Transistors



- High voltage ( $V_{dd}$ ) represents 1, or true
- Low voltage (0 volts or Ground) represents 0, or false
- Let threshold voltage ( $V_{th}$ ) decide if a 0 or a 1
- If switches control whether voltages can propagate through a circuit, can build a computer
- Our switches: CMOS transistors

## CMOS Transistor Networks

- Modern digital systems designed in CMOS
  - MOS: Metal-Oxide on Semiconductor
  - C for complementary: use *pairs* of normally-open and normally-closed switches
    - Used to be called COS-MOS for complementary-symmetry - MOS
- CMOS transistors act as voltage-controlled switches
  - Similar, though easier to work with, than relay switches from earlier era
  - Use energy primarily when switching

## CMOS Transistors

- Three terminals: source, gate, and drain
  - Switch action:  
if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals (switch is closed)




*n-channel transistor*

open when voltage at Gate is low

closes when:

voltage(Gate) > voltage (Threshold)

(High resistance when gate voltage Low, Low resistance when gate voltage High)



*p-channel transistor*

closed when voltage at Gate is low

opens when:

voltage(Gate) > voltage (Threshold)

(Low resistance when gate voltage Low, High resistance when gate voltage High)

Note circle symbol to indicate "NOT" or "complement"

11/6/13

Fall 2013 -- Lecture #17

13

## CMOS Circuit Rules

- Don't pass weak values => Use Complementary Pairs
  - N-type transistors pass weak 1's ( $V_{dd} - V_{th}$ )
  - N-type transistors pass strong 0's (ground)
  - Use N-type transistors only to pass 0's (N for negative)
  - Converse for P-type transistors: Pass weak 0s, strong 1s
    - Pass weak 0's ( $V_{th}$ ), strong 1's ( $V_{dd}$ )
    - Use P-type transistors only to pass 1's (P for positive)
  - Use pairs of N-type and P-type to get strong values
- Never leave a wire undriven
  - Make sure there's always a path to  $V_{dd}$  or gnd
- Never create a path from  $V_{dd}$  to gnd (ground)

11/6/13  
Fall 2013 -- Lecture #17

14

## Administrivia

11/6/13

Fall 2013 -- Lecture #17

15

## Agenda

- Switching Networks, Transistors
- **Gates and Truth Tables for Circuits**
- Boolean Algebra
- Logisim
- State Machines
- And in Conclusion, ...

11/6/13


Fall 2013 -- Lecture #17

16



## MOS Networks

*p-channel transistor*  
 closed when voltage at Gate is low  
 opens when:  
 $\text{voltage}(\text{Gate}) > \text{voltage}(\text{Threshold})$



*n-channel transistor*  
 open when voltage at Gate is low  
 closes when:  
 $\text{voltage}(\text{Gate}) > \text{voltage}(\text{Threshold})$

what is the relationship between x and y?


x	y
0 volts (gnd)	
3 volts (Vdd)	

Called an *invertor* or *not gate*

11/6/13 Fall 2013 -- Lecture #17 17

## MOS Networks

*n-channel transistor*  
 open when voltage at Gate is low  
 closes when  $\text{voltage}(\text{Gate}) > \text{voltage}(\text{Source}) + \epsilon$



*p-channel transistor*  
 closed when voltage at Gate is low  
 opens when  $\text{voltage}(\text{Gate}) < \text{voltage}(\text{Source}) - \epsilon$

what is the relationship between x and y?

x	y
0 volts (gnd)	3 volts (Vdd)
3 volts (Vdd)	0 volts (gnd)

Called an *invertor* or *not gate*

11/6/13 Fall 2013 -- Lecture #17 18

$$P = \frac{1}{2} C V^2 f$$


- Dynamic Energy (when switching) is proportional to Capacitance \* Voltage<sup>2</sup>
- Since pulse is 0 -> 1 -> 0 or 1 -> 0 -> 1, Energy of a single transition is proportional to  $\frac{1}{2}$  \* Capacitance \* Voltage<sup>2</sup>
- Power is just energy per transition times frequency of transitions: proportional to  $\frac{1}{2}$  \* Capacitance \* Voltage<sup>2</sup> \* Frequency

11/6/13

Fall 2013 -- Lecture #9


19

## Two Input Networks



what is the relationship between x, y and z?

x	y	z
0 volts	0 volts	
0 volts	3 volts	
3 volts	0 volts	
3 volts	3 volts	



x	y	z
0 volts	0 volts	
0 volts	3 volts	
3 volts	0 volts	
3 volts	3 volts	

11/6/13

Fall 2013 -- Lecture #17

20

## Two Input Networks: Peer Instruction

what is the relationship between x, y and z?

Called *NAND gate* (NOT AND)

x	y	z
0 volts	0 volts	3 volts
0 volts	3 volts	3 volts
3 volts	0 volts	3 volts
3 volts	3 volts	0 volts

Called *NOR gate* (NOT OR)

x	y	z
0 volts	0 volts	3 volts
0 volts	3 volts	0 volts
3 volts	0 volts	0 volts
3 volts	3 volts	0 volts

11/6/13 Fall 2013 -- Lecture #17 21

## Two Input Networks

what is the relationship between x, y and z?

Called *NAND gate* (NOT AND)

x	y	z
0 volts	0 volts	3 volts
0 volts	3 volts	3 volts
3 volts	0 volts	3 volts
3 volts	3 volts	0 volts


  

Called *NOR gate* (NOT OR)

x	y	z
0 volts	0 volts	3 volts
0 volts	3 volts	0 volts
3 volts	0 volts	0 volts
3 volts	3 volts	0 volts

11/6/13 Fall 2013 -- Lecture #17 22

**Truth Tables**  
List outputs for all possible inputs



The diagram shows a rectangular box labeled 'F'. On the left side, four horizontal arrows labeled 'A', 'B', 'C', and 'D' point into the box. On the right side, a horizontal arrow labeled 'Y' points out of the box.

a	b	c	d	y
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)


11/6/13 Fall 2013 -- Lecture #17 23

**Truth Table Example #1:**  
 $y = F(a,b): 1 \text{ iff } a \neq b$

a	b	y
0	0	0
0	1	1
1	0	1
1	1	0

11/6/13 Fall 2013 -- Lecture #17 24

## Truth Table Example #2: 2-bit Adder



How  
Many  
Rows?

A	B	C
$a_1a_0$	$b_1b_0$	$c_2c_1c_0$

## Truth Table Example #3: 32-bit Unsigned Adder

A	B	C
000 ... 0	000 ... 0	000 ... 00
000 ... 0	000 ... 1	000 ... 01
.	.	.
.	.	.
.	.	.
111 ... 1	111 ... 1	111 ... 10

How  
Many  
Rows?

## Truth Table Example #4: 3-input Majority Circuit

Y =

This is called *Sum of Products* form;  
Just another way to represent the TT  
as a logical expression

More simplified forms  
(fewer gates and wires)

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

11/6/13

Fall 2013 -- Lecture #17

27


## Combinational Logic Symbols

- Common combinational logic systems have standard symbols called logic gates


– Buffer, NOT



– AND, NAND



– OR, NOR



Easy to implement  
with CMOS transistors  
(the switches we have  
available and use most)

11/6/13

Fall 2013 -- Lecture #17

28

## Agenda

- Switching Networks, Transistors
- Gates and Truth Tables for Circuits
- **Boolean Algebra**
- Logisim if there is time
- State Machines
- And in Conclusion, ...


## Boolean Algebra

- Use plus for OR
  - “logical sum”
- Use product for AND ( $a \bullet b$  or implied via  $ab$ )
  - “logical product”
- “Hat” to mean complement (NOT)
- Thus
 
$$ab + a + \bar{c}$$

$$= a \bullet b + a + \bar{c}$$

$$= (a \text{ AND } b) \text{ OR } a \text{ OR } (\text{NOT } c)$$

## Boolean Algebra: Circuit & Algebraic Simplification



original circuit

$$y = ((ab) + a) + c$$

equation derived from original circuit

$$\begin{aligned} &= ab + a + c \\ &= a(b + 1) + c \\ &= a(1) + c \\ &= a + c \end{aligned}$$

algebraic simplification



simplified circuit

11/6/13

Fall 2013 -- Lecture #17

31

## Laws of Boolean Algebra

$X\bar{X} = 0$	$X + \bar{X} = 1$	Complementarity
$X0 = 0$	$X + 1 = 1$	Laws of 0's and 1's
$X1 = X$	$X + 0 = X$	Identities
$XX = X$	$X + X = X$	Idempotent Laws
$XY = YX$	$X + Y = Y + X$	Commutativity
$(X Y) Z = Z (Y Z)$	$(X + Y) + Z = Z + (Y + Z)$	Associativity
$X(Y + Z) = XY + XZ$	$X + YZ = (X + Y)(X + Z)$	Distribution
$X Y + X = X$	$(X + Y) X = X$	Uniting Theorem
$\bar{X} Y + X = X + Y$	$(\bar{X} + Y) X = X Y$	United Theorem v. 2
$\overline{XY} = \bar{X} + \bar{Y}$	$\overline{X + Y} = \bar{X} \bar{Y}$	DeMorgan's Law

11/6/13

Fall 2013 -- Lecture #17

32



## Boolean Algebraic Simplification Example

$$y = ab + a + c$$

11/6/13

Fall 2013 -- Lecture #17

33

## Boolean Algebraic Simplification Example

	$y = ab + a + c$	
a b c y	$= a(b + 1) + c$	<i>distribution, identity</i>
0 0 0 0	$= a(1) + c$	<i>law of 1's</i>
0 0 1 1	$= a + c$	<i>identity</i>
0 1 0 0		
0 1 1 1		
1 0 0 1		
1 0 1 1		
1 1 0 1		
1 1 1 1		

11/6/13

Fall 2013 -- Lecture #17

34

## Agenda

- Switching Networks, Transistors
- Gates and Truth Tables for Circuits
- Boolean Algebra
- **Logisim**
- State Machines
- And in Conclusion, ...

11/6/13

Fall 2013 -- Lecture #17

35

## Logisim

- Free schematic capture/logic simulation program in Java
  - “A graphical tool for designing and simulating logic circuits”
  - Search and download version 2.7.1, online tutorial
  - [ozark.hendrix.edu/~burch/logisim/](http://ozark.hendrix.edu/~burch/logisim/)
- Drawing interface based on toolbar
  - Color-coded wires aid in simulating and debugging a circuit
  - Wiring tool draws horizontal and vertical wires, automatically connecting to components and to other wires.
- Circuit layouts used as "subcircuits" of other circuits, allowing hierarchical circuit design
- Included circuit components: inputs and outputs, gates, multiplexers, arithmetic circuits, flip-flops, RAM memory


11/6/13

Fall 2013 -- Lecture #17

36

## Logisim Wires

- Blue wires: value at that point is "unknown"
- Gray wires: not connected to anything
- OK when in process of building a circuit
- When finished => wires not be blue or gray
- If connected, all wires should be green
  - Bright green a 1
  - Dark green a 0



11/6/13

## Common Mistakes in Logisim

- Connecting wires together
- Using input for output
- Connecting to edge without connecting to actual input
  - Unexpected direction of input

11/6/13

Fall 2013 -- Lecture #17

38

## Agenda

- Switching Networks, Transistors
- Gates and Truth Tables for Circuits
- Boolean Algebra
- Logisim
- **State Machines**
- And in Conclusion, ...

11/6/13

Fall 2013 -- Lecture #17

39

## Type of Circuits


- *Synchronous Digital Systems* consist of two basic types of circuits:
  - **Combinational Logic (CL) circuits**
    - Output is a function of the inputs only, not the history of its execution
    - E.g., circuits to add A, B (ALUs)
    - Last lecture was CL
  - **Sequential Logic (SL)**
    - Circuits that “remember” or store information
    - aka “State Elements”
    - E.g., memories and registers (Registers)
    - Today’s lecture is SL

11/6/13

Fall 2013 -- Lecture #17

40

## Design Hierarchy




11/6/13

Fall 2013 -- Lecture #17

41

## A Conceptual MIPS Datapath



11/6/13

Fall 2013 -- Lecture #17

42

## Uses for State Elements

- Place to store values for later re-use:
  - Register files (like \$1-\$31 on the MIPS)
  - Memory (caches, and main memory)
- *Help control flow of information between combinational logic blocks*
  - State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage


11/6/13

Fall 2013 -- Lecture #17

43

## Accumulator Example

Why do we need to control the flow of information?



Want:  $S=0;$   
 for  $(i=0; i<n; i++)$   
 $S = S + X_i$

Assume:


- Each X value is applied in succession, one per cycle
- After n cycles the sum is present on S

11/6/13

Fall 2013 -- Lecture #17

44

## First Try: Does this work?




No!

Reason #1: How to control the next iteration of the 'for' loop?

Reason #2: How do we say: 'S=0'?

## Second Try: How About This?



Register is used to hold up the transfer of data to adder


Square wave clock sets when things change

Rough timing ...

High (1)  
Low (0)  
LOAD/CLK  
S  
Xi  
Time

Rounded Rectangle per clock means could be 1 or 0  
Xi must be ready **before** clock edge due to adder delay

## Model for Synchronous Systems




- Collection of Combinational Logic blocks separated by registers
- Feedback is optional
- Clock signal(s) connects only to clock input of registers
- Clock (CLK): steady square wave that synchronizes the system
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered) or falling edge (negative edge-triggered)

11/6/13

Fall 2013 -- Lecture #17

47

## Register Internals



- $n$  instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0 and 1
- $D$  is "data input",  $Q$  is "data output"
- Also called "D-type Flip-Flop"

11/6/13

Fall 2013 -- Lecture #17

48



## Camera Analogy Timing Terms

- Want to take a portrait – timing right before and after taking picture
- *Set up time* – don't move since about to take picture (open camera shutter)
- *Hold time* – need to hold still after shutter opens until camera shutter closes
- *Time click to data* – time from open shutter until can see image on output (viewfinder)

11/6/13

Fall 2013 -- Lecture #17

49

## Hardware Timing Terms

- **Setup Time:** when the input must be stable *before* the edge of the CLK
- **Hold Time:** when the input must be stable *after* the edge of the CLK
- **“CLK-to-Q” Delay:** how long it takes the output to change, measured from the edge of the CLK


11/6/13

Fall 2013 -- Lecture #17

50

## FSM Maximum Clock Frequency

- What is the maximum frequency of this circuit?



Hint:  
Frequency = 1/Period



Max Delay = Setup Time + CLK-to-Q Delay + CL Delay

11/6/13

Fall 2013 -- Lecture #17

51

## Pipelining to Improve Performance: BEFORE (1/2)



Note: delay of 1 clock cycle from input to output.  
Clock period limited by propagation delay of adder/shifter

11/6/13


Fall 2013 -- Lecture #17

52

## Pipelining to Improve Performance


- Insertion of register allows higher clock frequency (2/2)
- More outputs per second

Timing...




## Another Great (Theory) Idea: Finite State Machines (FSM)

- You may have seen FSMs in other classes (e.g., CS70)
- Same basic idea
- Function can be represented with a "state transition diagram"
- With combinational logic and registers, any FSM can be implemented in hardware




## Example: 3 Ones FSM

FSM to detect the occurrence of 3 consecutive 1's in the Input



Draw the FSM ...



Assume state transitions are controlled by the clock: On each clock cycle the machine checks the inputs and moves to a new state and produces a new output ...

11/6/13

Fall 2013 -- Lecture #17

55

## Hardware Implementation of FSM

Register needed to hold a representation of the machine's state.  
Unique bit pattern for each state.

Combinational logic circuit is used to implement a function maps from *present state (PS)* and *input* to *next state (NS)* and *output*.


The register is used to break the feedback path between Next State (NS) and Prior State (PS), controlled by the clock

11/6/13

Fall 2013 --

## Hardware for FSM: Combinational Logic

Can look at its functional specification, truth table form




Truth table ...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

11/6/13

Fall 2013 -- Lecture #17

57



## Hardware for FSM: Combinational Logic


Truth table ...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

11/6/13

Fall 2013 -- Lecture #17

58




## Hardware for FSM: Combinational Logic

Alternative Truth Table format: list only cases where value is a 1. Then restate as logic equations using PS1, PS0, Input

Truth table ...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

11/6/13
Fall 2013 -- Lecture #17
59



## Hardware for FSM: Combinational Logic

Alternative Truth Table format: list only cases where value is a 1. Then restate as logic equations using PS1, PS0, Input

Truth table ...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

NS bit 0 is 1

PS	Input
00	1

NS bit 1 is 1

PS	Input
01	1

Output is 1

PS	Input
10	1

11/6/13
Fall 2013 -- Lecture #17
60

## Hardware for FSM: Combinational Logic

Alternative Truth Table format: list only cases where value is a 1. Then restate as logic equations using PS1, PS0, Input

Truth table ...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

- $NS0 = \overline{PS1} \cdot \overline{PS0} \cdot Input$   
 -  $NS0 = \sim PS1 \cdot \sim PS0 \cdot Input$
  
- $NS1 = \overline{PS1} \cdot PS0 \cdot Input$   
 -  $NS1 = \sim PS1 \cdot PS0 \cdot Input$
  
- $Output = PS1 \cdot \overline{PS0} \cdot Input$   
 -  $Output = PS1 \cdot \sim PS0 \cdot Input$

NS bit 0 is 1

PS	Input
00	1

NS bit 1 is 1

PS	Input
01	1

Output is 1

PS	Input
10	1

11/6/13
Fall 2013 -- Lecture #17
61

## And in Conclusion, ...

- Multiple Hardware Representations
  - Analog voltages quantized to represent logic 0 and logic 1
  - Transistor switches form gates: AND, OR, NOT, NAND, NOR
  - Truth table mapped to gates for combinational logic design
  - Boolean algebra for gate minimization
- State Machines
  - Finite State Machines: made from *Stateless* combinational logic and *Stateful* “Memory” Logic (aka Registers)
  - Clocks synchronize D-FF change (Setup and Hold times important!)
  - Pipeline long-delay CL for faster clock cycle—  
Split the *critical path*

11/6/13
Fall 2013 -- Lecture #17
62