




CS 61C: Great Ideas in Computer Architecture *Building Blocks for Datapaths*



Instructor:

Randy H. Katz

<http://inst.eecs.Berkeley.edu/~cs61c/fa13>

You are Here!

<ul style="list-style-type: none"> • Parallel Requests Assigned to computer e.g., Search "Katz" • Parallel Threads Assigned to core e.g., Lookup, Ads • Parallel Instructions >1 instruction @ one time e.g., 5 pipelined instructions • Parallel Data >1 data item @ one time e.g., Add of 4 pairs of words • Hardware descriptions All gates @ one time • Programming Languages 	<p><i>Software</i></p> <p style="font-size: 2em;"> <p><i>Hardware</i></p> </p>	<div style="display: flex; justify-content: space-between;"> <div style="text-align: center;"> <p>Warehouse Scale Computer</p>  </div> <div style="text-align: center;"> <p>Smart Phone</p>  </div> </div> <div style="text-align: center; margin-top: 20px;">  <p style="text-align: right; color: red;">Today</p> </div>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Review: Register Transfer Language (RTL)

- RTL gives the meaning of the instructions

```
{op , rs , rt , rd , shamt , funct} ← MEM[ PC ]
```

```
{op , rs , rt , Imm16} ← MEM[ PC ]
```

- All start by fetching the instruction

Inst Register Transfers

```
ADDU   R[rd] ← R[rs] + R[rt]; PC ← PC + 4
```

```
SUBU   R[rd] ← R[rs] - R[rt]; PC ← PC + 4
```

```
ORI    R[rt] ← R[rs] | zero_ext(Imm16); PC ← PC + 4
```

```
LOAD   R[rt] ← MEM[ R[rs] + sign_ext(Imm16) ]; PC ← PC + 4
```

```
STORE  MEM[ R[rs] + sign_ext(Imm16) ] ← R[rt]; PC ← PC + 4
```

```
BEQ    if ( R[rs] == R[rt] )
          then PC ← PC + 4 + (sign_ext(Imm16) || 00)
          else PC ← PC + 4
```

Agenda

- MIPS-lite Datapath
- CPU Timing
- MIPS-lite Control
- And, in Conclusion, ...

Agenda

- MIPS-lite Datapath
- CPU Timing
- MIPS-lite Control
- And, in Conclusion, ...


11/5/13

Fall 2013 -- Lecture #19

7

Processor Design Process

- Five steps to design a processor:
 1. Analyze instruction set → datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



11/5/13

Fall 2013 -- Lecture #19

8

Step 1: Requirements of the Instruction Set


- Memory (MEM)
 - Instructions & data (will use one for each: really caches)
- Registers (R: 32 x 32)
 - Read *rs*
 - Read *rt*
 - Write *rt* or *rd*
- PC
- Extender (sign/zero extend)
- Add/Sub/OR unit for operation on register(s) or extended immediate
- Add 4 (+ maybe extended immediate) to PC
- Compare if registers equal?

11/5/13

Fall 2013 -- Lecture #19

9

Generic Steps of Datapath




11/5/13

Fall 2013 -- Lecture #19

10

Step 2: Components of the Datapath

- Combinational Elements
- State Elements + Clocking Methodology
- Building Blocks



11/5/13

Fall 2013 -- Lecture #19

11

ALU Needs for MIPS-lite + Rest of MIPS

- Addition, subtraction, logical OR, ==:


```
ADDU  R[rd] = R[rs] + R[rt]; ...
SUBU  R[rd] = R[rs] - R[rt]; ...
ORI   R[rt] = R[rs] | zero_ext(Imm16)...
BEQ   if ( R[rs] == R[rt] )...
```
- Test to see if output == 0 for any ALU operation gives == test. How?
- P&H also adds AND, Set Less Than (1 if A < B, 0 otherwise)
- ALU from Appendix C, section C.5


11/5/13

Fall 2013 -- Lecture #19

12

Storage Element: Idealized Memory

- Memory (idealized)
 - One input bus: Data In
 - One output bus: Data Out
- Memory word is found by:
 - Address selects the word to put on Data Out
 - Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block: Address valid \Rightarrow Data Out valid after “access time”




11/5/13

Fall 2013 -- Lecture #19

13

Storage Element: Register (Building Block)

- Similar to D Flip Flop except
 - N-bit input and output
 - Write Enable input
- Write Enable:
 - Negated (or deasserted) (0): Data Out will not change
 - Asserted (1): Data Out will become Data In on rising edge of clock




11/5/13

Fall 2013 -- Lecture #19

14

Storage Element: Register File

- Register File consists of 32 registers:
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
- Register is selected by:
 - RA (number) selects the register to put on busA (data)
 - RB (number) selects the register to put on busB (data)
 - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
 - Clk input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid \Rightarrow busA or busB valid after “access time.”




11/5/13

Fall 2013 -- Lecture #19

15

Step 3: Assemble DataPath Meeting Requirements

- Register Transfer Requirements \Rightarrow Datapath Assembly
- Instruction Fetch
- Read Operands and Execute Operation
- Common RTL operations
 - Fetch the Instruction: $\text{mem}[\text{PC}]$
 - Update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{“something else”}$




11/5/13

Fall 2013 -- Lecture #19


16

Step 3: Add & Subtract

- $R[rd] = R[rs] \text{ op } R[rt]$ (addu rd, rs, rt)
 - Ra, Rb, and Rw come from instruction's Rs, Rt, and Rd fields



- ALUctr and RegWr: control logic after decoding the instruction



- ... Already defined the register file & ALU

11/5/13

Fall 2013 -- Lecture #19

17

Agenda


- MIPS-lite Datapath
- CPU Timing
- MIPS-lite Control
- And, in Conclusion, ...

11/5/13

Fall 2013 -- Lecture #19

18

Clocking Methodology





- Storage elements clocked by same edge
- “Critical path” (longest path through logic) determines length of clock period
- Have to allow for Clock-to-Q and Setup Times too
- This lecture (and P&H sections) 4.3-4.4 do whole instruction in 1 clock cycle for pedagogic reasons
 - Project 4 will do it in 2 clock cycles via simple pipelining
 - Soon explain pipelining and use 5 clock cycles per instruction

11/5/13

Fall 2013 -- Lecture #19

19

Register-Register Timing: One Complete Cycle



11/5/13

Fall 2013 -- Lecture #19

20


Administrivia

- HW #6 Due Sunday, 10 November
- Project #4 due Sunday, 17 November
 - Logisim labs posted: #10, #11
 - You can do all of this at home!

Agenda


- MIPS-lite Datapath
- CPU Timing
- MIPS-lite Control
- And, in Conclusion, ...

Register-Register Timing: One Complete Cycle




Logical Operations with Immediate

- $R[rt] = R[rs] \text{ op ZeroExt}[imm16]$




**But we're writing to Rt register??
And immediate ALU input??**



Logical Operations with Immediate

- $R[rt] = R[rs] \text{ op ZeroExt}[imm16]$




Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[imm16]]$

Example: `lw rt, rs, imm16`


*What sign extending??
And where is Mem??*




Load Operations

- $R[rt] = Mem[R[rs] + SignExt[imm16]]$

Example: `lw rt, rs, imm16`



RTL: The Add Instruction




`add rd, rs, rt`

- $MEM[PC]$ Fetch the instruction from memory
- $R[rd] = R[rs] + R[rt]$ The actual operation
- $PC = PC + 4$ Calculate the next instruction's address

Instruction Fetch Unit at Beginning of Add

- Fetch the instruction from Instruction memory:
 $\text{Instruction} = \text{MEM}[\text{PC}]$
 – same for all instructions




11/5/13


Fall 2013 -- Lecture #19

29

Single Cycle Datapath during Add



$$R[\text{rd}] = R[\text{rs}] + R[\text{rt}]$$




11/5/13

Fall 2013 -- Lecture #19

30

Instruction Fetch Unit at End of Add

- PC = PC + 4
 - Same for all instructions except: Branch and Jump




11/5/13


Fall 2013 -- Lecture #19

31

Single Cycle Datapath during OR Immediate



- $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[Imm16]$




11/5/13

Fall 2013 -- Lecture #19

32


Single Cycle Datapath during OR Immediate

- $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[Imm16]$




Single Cycle Datapath during Load


- $R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[imm16]\}$




Single Cycle Datapath during Load




- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[\text{imm16}]\}$




Single Cycle Datapath during Store




- $\text{Data Memory } \{R[rs] + \text{SignExt}[\text{imm16}]\} = R[rt]$



Single Cycle Datapath during Store



- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




11/5/13


Fall 2013 -- Lecture #19

37

Single Cycle Datapath during Branch



- if $(R[rs] - R[rt]) == 0$ then $Zero = 1$; else $Zero = 0$




11/5/13


Fall 2013 -- Lecture #19



38

Single Cycle Datapath during Branch



Instruction Fetch Unit at the End of Branch





Summary of the Control Signals (1/2)

```

inst   Register Transfer
add   R[rd] ← R[rs] + R[rt]; PC ← PC + 4
        ALUSrc=RegB, ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="+4"

sub   R[rd] ← R[rs] - R[rt]; PC ← PC + 4
        ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"

ori   R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4
        ALUSrc=Im, Extop="Z", ALUctr="OR", RegDst=rt, RegWr, nPC_sel="+4"

lw   R[rt] ← MEM[ R[rs] + sign_ext(Imm16)]; PC ← PC + 4
        ALUSrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr,
        nPC_sel = "+4"

sw   MEM[ R[rs] + sign_ext(Imm16)] ← R[rs]; PC ← PC + 4
        ALUSrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"

beq  if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00
        else PC ← PC + 4
        nPC_sel = "br", ALUctr = "SUB"
    
```

11/5/13


Fall 2013 -- Lecture #19

43

Summary of the Control Signals (2/2)

See Appendix A → **func**
 → **op**

	10 0000	10 0010	We Don't Care :-)			
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100
	add	sub	ori	lw	sw	beq
RegDst	1	1	0	0	x	x
ALUSrc	0	0	1	1	1	0
MemtoReg	0	0	0	1	x	x
RegWrite	1	1	1	1	0	0
MemWrite	0	0	0	0	1	0
nPCsel	0	0	0	0	0	1
Jump	0	0	0	0	0	0
ExtOp	x	x	0	1	1	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract



11/5/13

Fall 2013 -- Lecture #19

44

Boolean Expressions for Controller

```

RegDst    = add + sub
ALUSrc    = ori + lw + sw
MemtoReg  = lw
RegWrite  = add + sub + ori + lw
MemWrite  = sw
nPCsel    = beq
Jump      = jump
ExtOp     = lw + sw
ALUctr[0] = sub + beq    (assume ALUctr is 00 ADD, 01: SUB, 10: OR)
ALUctr[1] = or

```

Where:

```

rtype = ~op5 • ~op4 • ~op3 • ~op2 • ~op1 • ~op0,
ori    = ~op5 • ~op4 • op3 • op2 • ~op1 • op0
lw     = op5 • ~op4 • ~op3 • ~op2 • op1 • op0
sw     = op5 • ~op4 • op3 • ~op2 • op1 • op0
beq    = ~op5 • ~op4 • ~op3 • op2 • ~op1 • ~op0
jump   = ~op5 • ~op4 • ~op3 • ~op2 • op1 • ~op0

```

```

add = rtype • func5 • ~func4 • ~func3 • ~func2 • ~func1 • ~func0
sub = rtype • func5 • ~func4 • ~func3 • ~func2 • func1 • ~func0

```


11/5/13

Fall 2013 -- Lecture #19

45

How do we
implement this in
gates?



Controller Implementation



11/5/13

Fall 2013 -- Lecture #19

46



11/5/1

48

Single Cycle Performance

- Assume time for actions are
 - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
 - Want increased clock rate to mean faster programs


11/5/13

Fall 2013 -- Lecture #19

49

And in Conclusion, ... Single-Cycle Processor

- Five steps to design a processor:
 1. Analyze instruction set → datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



11/5/13

Fall 2011 -- Lecture #19

50