## CS 61C Spring 2015 Guerrilla Section 3: VM, Parallelism & Potpourri

## Problem 1 (adapted from Sp07 Final):

You run the following code on a system with the following parameter:

- 4 GiB virtual address space with 2 KiB page size, 1 GiB physical address space
- 8-entry TLB using LRU replacement
- 32 KiB data cache with 8B blocks and 4-way associative using LRU replacement

Assume that char A[] is both block-aligned and page-aligned, and that the code takes 1 page.

- b. As we double STRETCH from 1 to 2 to 4 (...etc), we notice the number of cache misses doesn't change! What's the largest value of STRETCH before cache misses changes?
- c. As we double STRETCH from 1 to 2 to 4 (...etc), we notice the number of TLB misses doesn't change! What is the largest value of STRETCH before TLB misses changes?
- d. For any value of STRETCH, what is the fewest number of page faults we could ever generate? Round to the nearest power of two.
- e. Now suppose instead of 2 KiB pages, we had 256 B pages. All other specified parameters remain the same. If our code is 64 instructions long, how would performance change if we loop unrolled by a factor of 8? Explain.

## Problem 2 (adapted from Sp14 Final):

In this problem, we will be parallelizing ways to compute the outer product. The outer product of two vectors is defined below. In this problem, our input vectors (x and y) will both be of length n.

$$\mathbf{u} \otimes \mathbf{v} = \mathbf{u} \mathbf{v}^{\mathrm{T}} = \begin{bmatrix} u_1 \\ u_2 \\ u_3 \\ u_4 \end{bmatrix} \begin{bmatrix} v_1 & v_2 & v_3 \end{bmatrix} = \begin{bmatrix} u_1 v_1 & u_1 v_2 & u_1 v_3 \\ u_2 v_1 & u_2 v_2 & u_2 v_3 \\ u_3 v_1 & u_3 v_2 & u_3 v_3 \\ u_4 v_1 & u_4 v_2 & u_4 v_3 \end{bmatrix}.$$

a. We want to parallelize the following code with OpenMP, but it is currently done incorrectly.

```
void outer_product(float* dst, float *x float *y, size_t n) {
    #pragma omp parallel
    for (size_t i = 0; i < n; i += 1) {
        for (size_t j = 0; j < n; j += 1) {
            #pragma omp critical
            dst[i * n + j] = x[i] * y[j];
        }
    }
}</pre>
```

You may only add or remove #pragma omp statements. What changes do we need to make the code run both quickly and correctly?

b. Now use SSE instrinsics to optimize outer\_product(). Assume n is a multiple of 4. You may find the following useful:

- \_mm\_loadu\_ps(\_\_m128 \*src) loads the next four floats of src into the vector
- \_mm\_load1\_ps(float \*f) loads float f into each slot of the vector
- \_mm\_storeu\_ps(\_\_m128 \*dst, \_\_m128 val) stores val at memory location dst
- \_mm\_mul\_ps(\_\_m128 a, \_\_m128 b) multiplies two vectors

(continued on next page)

- c. Finally, we will use Spark to generate outer products. Suppose that each input (x or y) is partitioned into equal-size chunks (there are NUM chunks per input), and each chunk is used as values for map func(). The key for map func() is a tuple (is x, i) where:
  - is x is True if the associated value is from x and False if the value is from y
  - i indicates that the associated value is the i-th chunk of the vector (x or y)

For example, map\_func((True, 2), [3, 4, 5]) means that [3, 4, 5] is the 2<sup>nd</sup> chunk of x.

You may assume the presence of an  $outer\_product(x, y)$  function which returns the outer product of x and y. You may assume that data from x will always arrive before data from y during reduction.

•	
<pre>def map_func((is_x, i), val):     # YOUR CODE HERE</pre>	
" TOOK CODE TIEKE	
<pre>def reduce_func(v1, v2):     return</pre>	
result = sc.parallelize(inputs	· )
	(map func)
•	_(reduce_func) oducts)  # This function joins outer products
.reduce(join_outer_pr	# into a single outer product matrix
Problem 3: Potpourri	
a. What's the correct data word given to	the following Hamming code: 0101000?
	ity to return zero if and only if the input \$a0 is +/- infinity:
IsNotInfinity: \$a0	\$a0 1  # make —inf and inf look the same
	<del></del>
jr \$ra	
	e-precision floating point format by adding one more exponent Can we represent more or fewer real numbers? Why?
d. True/False: For each FSM, there is an equivalent truth tables and Boolean algebra expression.	
ECC provides protection from disk failures.	
All RAID configurations improve reliability The MOESI cache coherency protocol helps prevent data races.	
The MOESI cache coherency protocol helps prevent data races.  The MOESI cache coherency protocol helps prevent false sharing.	

Polling is inefficient for disk transfers.