






	24.5		0.00		\mathbf{a}_0	b_0	s ₀	c_1
	a_3	a_2	a_1	a_0	0	0	0	0
+	b_3	b_2	b_1	b_0	0	1	1	0
	S 3	s ₂	s_1	s ₀	1	0	1	0
	0	2	-		1	1	0	1
			5	$s_0 =$				
			($c_1 =$				






































Peer Instruction

Cal

- A. Truth table for mux with 4 control signals has 2⁴ rows
- B. We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl
- C. If 1-bit adder delay is T, the N-bit adder delay would also be T

