inst.eecs.berkeley.edu/~cs61c/su05
CS61C: Machine Structures

Lecture #20: Caches 1

Oute caches-tu,
Cachou?

2005-07-25

Andy Carle

Review: Pipelining

- Pipeline challenge is hazards
 - Forwarding helps w/many data hazards
 - Delayed branch helps with control hazard in our 5 stage pipeline
 - Data hazards w/Loads ⇒ Load Delay Slot
 - Interlock ⇒ "smart" CPU has HW to detect if conflict with inst following load, if so it stalls
- More aggressive performance:
 - Superscalar (parallelism)
 - Out-of-order execution



A Carle, Summer 2005 © U

Big Ideas so far

- 15 weeks to learn big ideas in CS&E
 - Principle of abstraction, used to build systems as layers
 - Pliable Data: a program determines what it is
 - Stored program concept: instructions just data
 - Compilation v. interpretation to move down layers of system
 - Greater performance by exploiting parallelism (pipeline)
 - Principle of Locality, exploited via a memory hierarchy (cache)
 - Principles/Pitfalls of Performance Measurement



CS61C L31 Caches I (3)

A Carle, Summer 2005 © UC


Where are we now in 61C?

- Architecture! (aka "Systems")
 - CPU Organization
 - Pipelining
 - Caches
 - Virtual Memory
 - •1/0
 - Networks
 - Performance



A Carla Summer 2005 © II

The Big Picture Computer Keyboard, Mouse Processor | Memory (active (passive) input∜ where Disk, I Contro orograms Network "brain" Output data live Datapat Display, running) Printer



Memory Hierarchy (1/3)


- Processor
 - executes instructions on order of nanoseconds to picoseconds
 - holds a small amount of code and data in registers
- Memory
 - · More capacity than registers, still limited
 - Access time ~50-100 ns
- Disk



HUGE capacity (virtually limitless)

VERY slow: runs ~milliseconds

A Carle, Summer 2005 © UCB



Memory Hierarchy (3/3)

- If level closer to Processor, it must be:
 - smaller
 - faster
 - subset of lower levels (contains most recently used data)
- Lowest Level (usually disk) contains all available data
- Other levels?



A Carla Summer 2005 © UCB

Memory Caching

- We've discussed three levels in the hierarchy: processor, memory, disk
- Mismatch between processor and memory speeds leads us to add a new level: a memory cache
- Implemented with SRAM technology: faster but more expensive than DRAM memory.
 - "S" = Static, no need to refresh, ~10ns
 - "D" = Dynamic, need to refresh, ~60ns
 - arstechnica.com/paedia/r/ram_guide/ram_guide.part1-1.html



S61C L31 Caches I (10)

A Carle Summer 2005

Memory Hierarchy Analogy: Library (1/2)

- You're writing a term paper (Processor) at a table in Doe
- Doe Library is equivalent to disk
 - essentially limitless capacity
 - very slow to retrieve a book
- Table is memory
 - smaller capacity: means you must return book when table fills up
 - easier and faster to find a book there once you've already retrieved it



A Carle, Summer 2005 © UCB

Memory Hierarchy Analogy: Library (2/2)

- Open books on table are <u>cache</u>
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - · much, much faster to retrieve data
- Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library

CS61C L31 Caches I (12

A Carle, Summer 2005 © UCB

Memory Hierarchy Basis

- Disk contains everything.
- When Processor needs something, bring it into to all higher levels of memory.
- Cache contains copies of data in memory that are being used.
- Memory contains copies of data on disk that are being used.
- Entire idea is based on Temporal Locality: if we use it now, we'll want to use it again soon (a Big Idea)

A Carle, Summer 2005 © UCB

Cache Design

- · How do we organize cache?
- Where does each memory address map to?

(Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)

- How do we know which elements are in cache?
- How do we quickly locate them?



A Carle, Summer 2005 © UC

Administrivia

- HW6 Due Tuesday
- HW7 Out Tomorrow, Due Sunday
- Midterm 2:
 - Friday, 11:00am 2:00pm
 - 306 Soda (HP Auditorium)
 - Conflicts, DSP, &&|| terrified about the drop deadline: Contact Andy ASAP



nmer 2005 © UCB

Direct-Mapped Cache (1/2)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache
 - Block is the unit of transfer between cache and memory




A Carle Summer 2005 @

Direct-Mapped Cache (2/2) Memory Address Memory Cache 4 Byte Direct Index Mapped Cache Mapped Cache O 1 2 3 4 5 6 7 8 9 A Cache Location 0 can be occupied by data from: • Memory location 0, 4, 8, ... • 4 blocks => any memory location that is multiple of 4 A Cache, Summer 2005 CUCB

Issues with Direct-Mapped

- Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Answer: divide memory address into three fields



Direct-Mapped Cache Terminology

- · All fields are read as unsigned integers.
- Index: specifies the cache index (which "row" of the cache we should look in)
- Offset: once we've found correct block, specifies which byte within the block we want
- Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location



Carle Summer 2


Caching Terminology

- When we try to read memory, 3 things can happen:
- 1. cache hit: cache block is valid and contains proper address, so read desired word
- 2. cache miss: nothing in cache in appropriate block, so fetch from memory
- 3. cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)



Direct-Mapped Cache Example (1/3)

- Suppose we have a 16KB of data in a direct-mapped cache with 4 word blocks
- Determine the size of the tag, index and offset fields if we're using a 32-bit architecture
- Offset
 - need to specify correct byte within a block
 - block contains 4 words
 - = 16 bytes
 - = 24 bytes



Carle, Summer 20

Direct-Mapped Cache Example (2/3)

- Index: (~index into an "array of blocks")
 - need to specify correct row in cache
 - cache contains 16 KB = 214 bytes
 - block contains 2⁴ bytes (4 words)
 - ·# blocks/cache
 - bytes/cache bytes/block
 - = 214 bytes/cache 24 bytes/block
 - = 2¹⁰ blocks/cache
 - need 10 bits to specify this many rows



Sechae I (23)

A Carla Summer 2005 @

Direct-Mapped Cache Example (3/3)

- · Tag: use remaining bits as tag
 - tag length = addr length offset index = 32 - 4 - 10 bits = 18 bits
 - so tag is leftmost 18 bits of memory address
- Why not full 32 bit address as tag?
 - All bytes within block need same address (4b)
 - Index must be same for every address within a block, so it's redundant in tag check, thus can leave off to save memory (here 10 bits)



A Carle, Summer 2005 © UCB

And in conclusion...

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy:
 - each successively lower level contains "most used" data from next higher level
 - exploits temporal locality
 - do the common case fast, worry less about the exceptions (design principle of MIPS)
- · Locality of reference is a Big Idea



CS61C L31 Caches I (27)

A Carle, Summer 2005 © UCB