#### 

## Lecture #23: VM I



2005-08-1



**Andy Carle** 

A Carle, Summer 2005 © UCB

## **Outline**


- Cache Review
- Virtual Memory



#### **Improving Miss Penalty**


CS 61C L23 VM I (3)

- When caches first became popular, Miss Penalty ~ 10 processor clock cycles
- Today 2400 MHz Processor (0.4 ns per clock cycle) and 80 ns to go to DRAM
  ⇒ 200 processor clock cycles!



Solution: another cache between memory and the processor cache: Second Level (L2) Cache

# **Analyzing Multi-level cache hierarchy**



# **Typical Scale**

- •L1
  - size: tens of KB
  - hit time: complete in one clock cycle
  - miss rates: 1-5%
- L2:
  - size: hundreds of KB
  - hit time: few clock cycles
  - miss rates: 10-20%
- L2 miss rate is fraction of L1 misses that also miss in L2



• why so high?

## **Example: with L2 cache**

#### Assume

- L1 Hit Time = 1 cycle
- L1 Miss rate = 5%
- L2 Hit Time = 5 cycles
- L2 Miss rate = 15% (% L1 misses that miss)
- L2 Miss Penalty = 200 cycles
- •L1 miss penalty = 5 + 0.15 \* 200 = 35
- Avg mem access time = 1 + 0.05 x 35 = 2.75 cycles



**Example: without L2 cache** 

#### Assume

- L1 Hit Time = 1 cycle
- L1 Miss rate = 5%
- L1 Miss Penalty = 200 cycles
- Avg mem access time = 1 + 0.05 x 200 = 11 cycles

• <u>4x</u> faster with L2 cache! (<u>2.75</u> vs. <u>11</u>)



# **Cache Summary**

- Cache design choices:
  - size of cache: speed v. capacity
  - direct-mapped v. associative
  - for N-way set assoc: choice of N
  - block replacement policy
  - 2nd level cache?
  - Write through v. write back?
- Use performance model to pick between choices, depending on programs, technology, budget, ...








**Generalized Caching** 

- We've discussed memory caching in detail. Caching in general shows up over and over in computer systems
  - Filesystem cache
  - Web page cache
  - Game Theory databases / tablebases
  - Software memoization
  - Others?

• Big idea: if something is expensive but we want to do it repeatedly, do it once and <u>cache</u> the result.





# **Memory Hierarchy Requirements**

- What else might we want from our memory subsystem? ...
  - Share memory between multiple processes but still provide protection – don't let one program read/write memory from another
    - Emacs on star
  - Address space give each process the illusion that it has its own private memory
    - Implicit in our model of a linker



**Virtual Memory Big Ideas** 

 Each address that a program uses (pc, \$sp, \$gp, .data, etc) is fake (even after linking)!

• Processor inserts new step:

virtual


• Every time we reference an address (in IF or MEM) ...

physical

• Translate fake address to real one.

**CS 61C L23 VM I (13)** 

# **VM Ramifications**



#### Immediate consequences:

- Each program can operate in isolation!
- OS can decide where and when each goes in memory!
- HW/OS can grant different rights to different processes on same chunk of physical mem!
- Big question:



How do we manage the  $VA \rightarrow PA$  mappings?

CS 61C L23 VM I (14)

# (Weak) Analogy

CS 61C L23 VM I (15)

- Book title like virtual address
- Library of Congress call number like physical address
- Card catalogue like page table, mapping from book title to call number
- On card for book, in local library vs. in another branch like valid bit indicating in main memory vs. on disk
- On card, available for 2-hour in library use (vs. 2-week checkout) like access rights


Ok, now how do we implement it?

# Simple solution:

- Linker assumes start addr at 0x0.
- Each process has a \$base and \$bound:
  - \$base: start of physical address space
  - **\$bound: size of physical address space**
- Algorithms:
  - $VA \rightarrow PA$  Mapping: PA = VA +\$base
  - Bounds check: VA < \$bound



# Simple Example: Base and Bound Reg




CS 61C L23 VM I (17)

- Working set of process is small, but distributed all over address space →
  - Arbitrary mapping function,
    - keep working set in memory
    - rest on disk or unallocated.
- Fragmentation comes from variablesized physical address spaces
  - Allocate physical memory in fixed-sized chunks (1 mapping per chunk)
  - FA placement of chunks




 i.e. any V chunk of any process can map to any P chunk of memory.

CS 61C L23 VM I (18)



## **Paging Organization**



CS 61C L23 VM I (20)

**Virtual Memory Mapping Function** 


# Page Number Offset

- Use table lookup ("<u>Page Table</u>") for mappings: V Page number is index
- Mapping Function
  - Physical Offset = Virtual Offset
  - Physical Page Number
    = PageTable[Virtual Page Number]

FYI: P.P.N. also called "Page Frame" or "Frame #".



# **Address Mapping:** Page Table





#### A Carle, Summer 2005 © UCB

# Page Table

- A page table: mapping function
  - There are several different ways, all up to the operating system, to keep this data around.
  - Each process running in the operating system has its own page table
    - Historically, OS changes page tables by changing contents of Page Table Base Register
      - Not anymore! We'll explain soon.




# **Requirements revisited**

- Remember the motivation for VM:
- Sharing memory with protection
  - Different physical pages can be allocated to different processes (sharing)
  - A process can only touch pages in its own page table (protection)
- Separate address spaces
  - Since programs work only with virtual addresses, different programs can have different data/code at the same address!



# Page Table Entry (PTE) Format

 Contains either Physical Page Number or indication not in Main Memory



A.R.




Number

**P. P. N.** 



V

## **Paging/Virtual Memory Multiple Processes**



CS 61C L23 VM I (26)

Comparing the 2 levels of hierarchy	
<b>Cache Version</b>	Virtual Memory vers.
<b>Block or Line</b>	Page
Miss	Page Fault
Block Size: 32-64B	Page Size: 4K-8KB
Placement: Direct Mapped, N-way Set Associat	Fully Associative
Replacement: LRU or Random	Least Recently Used (LRU)
CS 61C L23 VM I (27)	<b>Write Back</b> A Carle, Summer 2005 © 1

# Notes on Page Table

- •OS must reserve "<u>Swap Space</u>" on disk for each process
- To grow a process, ask Operating System
  - If unused pages, OS uses them first
  - If not, OS swaps some old pages to disk
  - (Least Recently Used to pick pages to swap)

• Will add details, but Page Table is essence of Virtual Memory



- A. Locality is important yet different for cache and virtual memory (VM): temporal locality for caches but spatial locality for VM
- B. Cache management is done by hardware (HW) and page table management is done by software
- C. VM helps both with security and cost



# And in conclusion...

- Manage memory to disk? Treat as cache
  - Included protection as bonus, now critical
  - Use Page Table of mappings for each user vs. tag/data in cache
- Virtual Memory allows protected sharing of memory between processes
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well

