









Comparing the 2 levels of hierarchy						
Cache Version	Virtual Memory vers.					
Block or Line	Page					
Miss	Page Fault					
Block Size: 32-64B	Page Size: 4K-8KB					
Placement: Direct Mapped, N-way Set Associat	Placement: Fully Associative Direct Mapped, N-way Set Associative					
Replacement: LRU or Random	Least Recently Used (LRU)					
Write Thru or Back	Write Back					









	Typical	TLB For	mat				
[	Virtual Address	Physical Address	Dirty	Ref	Valid	Access Rights	
• (( •] • •	TLB just a TLB acces (much less <u>Dirty</u> : since r not to wri <u>Ref</u> : Used t • Cleared see if pag	cache on s time cor than main e use write te page to o help cal by OS per ge was refe	the pa npara n men e back o disk culate riodic erenc	age f ble f nory c, ne whe LR ally, ed	table r acces ed to n repl U on r then o	nappings he ss time) know whe aced eplaceme checked t	ethe nt o













## **Solutions**

Cal

## • Page the Page Table itself!

- Works, but must be careful with neverending page faults
- Pin some PT pages to memory
- 2-level page table
- Solutions tradeoff in-memory PT size for slower TLB miss
  - Make TLB large enough, highly associative so rarely miss on address translation
  - CS 162 will go over more options and in greater depth



















