

## Digital Design Basics (2/2)

- ISA is very important abstraction layer
- Contract between HW and SW
-Can you peek across abstraction?
- Can you depend "across abstraction"?
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types
- Stateless Combinational Logic (\&,|,~)
- State circuits (e.g., registers)


| TT (5/6): Conversion: 3-input majority |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| a | b | c | y |  |
| 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 |  |
| Cul |  |  |  |  |


Transistors (2/3)

## Logic Gates (1/4)

- Transistors are too low level
- Good for measuring performance, power.
- Bad for logical design / analysis
- Gates are collections of transistors wired in a certain way
- Can represent and reason about gates with truth tables and Boolean algebra
- We will mainly review the concepts of truth tables and Boolean algebra in this class. It is assumed that you've seen these before.
- Section B. 2 in the textbook has a review
Transistors (3/3): CMOS $\rightarrow$ Nand

Transistors (1/3)

CMOSFET Transistors:
$\mathrm{p}:$

n:


- P-channel:

0 on gate $->$ pull up (1)

- N-channel:

1 on gate -> pull down (0)

* Undriven otherwise.

Transistors (3/3): CMOS $\rightarrow$ Nand



| $A$ | $B$ | $C$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## Logic Gates (2/4)

AND

 | ab | e |
| :---: | :---: |
| 00 | 0 |
| 01 | 0 |
| 10 | 0 |
| 11 | 1 |
| ab | c |
| 00 | 0 |
| 01 | 1 |
| 10 | 1 |
| 11 | 1 |

OR
a $C$
b



| a | b |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |

NOT
Cils
NOT
(144
1




## Combinational Logic

A combinational logic block is one in which the output is a function only of its current input.

- Combinational logic cannot have memory.
- Everything we've seen so far is CL
- CL will have delay ( $f$ (transistors) )


## Administrivia

- HW 4 due Friday
- Project 2 due Friday the $28^{\text {th }}$
- If you want to get a little bit ahead (in a moderately fun sort of way), start playing with Logisim:
- http://ozark.hendrix.edu/~burch/logisim/



## State

- With CL, output is always a function of CURRENT input
- With some (variable) propagation delay
- Clearly, we need a way to introduce state into computation

First try...Does this work?


Nope!
Reason \#1... What is there to control the next iteration of the 'for' loop?
Reason \#2... How do we say: ' $\mathrm{S}=0$ '?
Cal Need a way to store partial sums! ...


- n instances of a "Flip-Flop", called that because the output flips and flops betw. 0,1
- $D$ is "data"
- $Q$ is "output"
-Also called "d-q Flip-Flop","d-type Flip-Flop"


## What's the timing of a Flip-flop? (2/2)

CLK
d

$q$


- Edge-triggered D-type flip-flop
- This one is "positive edge-triggered" $\qquad$
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."

Circuits with STATE (e.g., register)


Need a Logic Block that will:

1. store output (partial sum) for a while,
2. until we tell it to update with a new value.

## Cal

What's the timing of a Flip-flop? (1/2)

$q$


- Edge-triggered D-type flip-flop
- This one is "positive edge-triggered"

- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input $d$ is ignored."
Cl

Bus a bunch of D FFs together ...


- Register of size $\mathbf{N}$ :
- $n$ instances of D Flip-Flop

Cal


## Peer Instruction 2

- Simplify the following Boolean algebra equation:
- $\mathbf{Q}=$ ! $\left(A^{*} B\right)+!\left(!A^{*} C\right)$
- Use algebra, individual steps, etc.
- Don't just look at it and figure it out, or I'll have to start using harder examples. ©)

Cal



