


Lecture #19: Pipelining II




2006-07-31
 Andy Carle



Review: Datapath for MIPS



• Use datapath figure to represent pipeline



Review: Problems for Computers

- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
 - **Structural hazards**: HW cannot support this combination of instructions (single person to fold and put clothes away)
 - **Control hazards**: Pipelining of branches & other instructions **stall** the pipeline until the hazard; “**bubbles**” in the pipeline
 - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline (missing sock)



Review: C.f. Branch Delay vs. Load Delay

- Load Delay occurs only if necessary (dependent instructions).
- Branch Delay always happens (part of the ISA).
- Why not have Branch Delay interlocked?
 - Answer: Interlocks only work if you can detect hazard ahead of time. By the time we detect a branch, we already need its value ... hence no interlock is possible!




Outline


- Pipeline Control
- Forwarding Control
- Hazard Control



Piped Proc So Far ...



New Representation: Regs more explicit



IF/DE.Ir = Instruction

DE/EX.A = Bus A out of Reg

EX/ME.S = ALUOut

EX/ME.D = Bus B pass-through for sw

ME/WB.S = ALUOut pass-through


ME/WB.M = Mem Result from lw



CS 61C L19 Pipelining I (7)

A. Carls, Summer 2006 © UCB

New Representation: Regs more explicit



☹️ What's Missing???




CS 61C L19 Pipelining I (8)

A. Carls, Summer 2006 © UCB

Pipelined Processor (almost) for slides


Idea: Parallel Piped Control ...



CS 61C L19 Pipelining I (9)

A. Carls, Summer 2006 © UCB

Pipelined Control




CS 61C L19 Pipelining I (10)

A. Carls, Summer 2006 © UCB

Data Stationary Control

- The Main Control generates the control signals during Reg/Dec
- Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
- Control signals for Mem (MemWr Branch) are used 2 cycles later
- Control signals for Wr (MemtoReg MemWr) are used 3 cycles later



CS 61C L19 Pipelining I (11)

A. Carls, Summer 2006 © UCB

Let's Try it Out

```







10 lw r1, 36(r2)
14 addl r2, r2, 3
20 sub r3, r4, r5
24 beq r6, r7, 100
28 ori r8, r9, 17
32 add r10, r11, r12



100 and r13, r14, 15
    
```



CS 61C L19 Pipelining I (12)

A. Carls, Summer 2006 © UCB





Administrivia

- HW 5 – Due Wednesday in class
- ProjWork 3.6 – Due 8/5 & 8/8

- Midterm 2:
 - Friday, August 4: 11:00 – 2:00
 - 390 Hearst Mining
 - Same rules as last time

CS 61C L19 Pipelining II (21) A. Carle, Summer 2006 © UC Berkeley

Outline

- Pipeline Control
- Forwarding Control
- Hazard Control

CS 61C L19 Pipelining II (22) A. Carle, Summer 2006 © UC Berkeley

Review: Forwarding

Fix by **Forwarding** result as soon as we have it to where we need it:

```

add $t0,$t1,$t2
sub $t4,$t0,$t3
and $t5,$t0,$t6
or $t7,$t0,$t8 *
xor $t9,$t0,$t10
  
```

* "or" hazard solved by register hardware

CS 61C L19 Pipelining II (23) A. Carle, Summer 2006 © UC Berkeley

Forwarding







In general:

- For each stage i that has reg inputs
 - For each stage j after i that has reg output
 - If $i.reg == j.reg \rightarrow$ forward j value back to i .
 - Some exceptions ($\$0$, invalid)

In particular:


- ALUinput \leftarrow (ALUResult, MemResult)
- MemInput \leftarrow (MemResult)

CS 61C L19 Pipelining II (24) A. Carle, Summer 2006 © UC Berkeley



Data Hazard: Loads (1/4)

- Forwarding works if value is available (but not written back) before it is needed. But consider ...



- Need result before it is calculated!
- Must stall use (sub) 1 cycle and *then* forward. ...


Cal

CS 61C L19 Pipelining II (31)

A. Carls, Summer 2006 © UC Berkeley

Data Hazard: Loads (2/4)

- Hardware must stall pipeline
- Called “**interlock**”



Cal

CS 61C L19 Pipelining II (32)

A. Carls, Summer 2006 © UC Berkeley

Data Hazard: Loads (3/4)

- Instruction slot after a load is called “**load delay slot**”
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- If the compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)


Cal

CS 61C L19 Pipelining II (33)

A. Carls, Summer 2006 © UC Berkeley

Data Hazard: Loads (4/4)

- Stall is equivalent to nop



Cal

CS 61C L19 Pipelining II (34)

A. Carls, Summer 2006 © UC Berkeley

Hazards / Stalling

In general:

- For each stage i that has reg inputs
 - If i 's reg is being written later on in the pipe but is not ready yet
 - Stages 0 to i : Stall (Turn CEs off so no change)
 - Stage $i+1$: Make a bubble (do nothing)
 - Stages $i+2$ onward: As usual

In particular:

- ALUinput ← (MemResult)

Cal

CS 61C L19 Pipelining II (35)

A. Carls, Summer 2006 © UC Berkeley

Hazards / Stalling


Alternative Approach:

- Detect non-forwarding hazards in decode
 - Possible since **our** hazards are *formal*.
 - Not always the case.
 - Stalling then becomes:
 - Issue nop to EX stage
 - Turn off nextPC update (refetch same inst)
 - Turn off InstReg update (re-decode same inst)

Cal

CS 61C L19 Pipelining II (36)

A. Carls, Summer 2006 © UC Berkeley



Stall Logic

- Stall-on-issue is used quite a bit
 - More complex processors: many cases that stall on issue.
 - More complex processors: cases that can't be detected at decode
 - E.g. value needed from mem is not in cache
 - proc must stall multiple cycles

CS 61C L19 Pipeline II (38) A. Carls, Summer 2006 © UC Berkeley

By the way ...

- Notice that our forwarding and stall logic is stateless!
- Big Idea: Keep it simple!
 - Option 1: Store old fetched inst in reg ("stall_temp"), keep state reg that says whether to use stall_temp or value coming off inst mem.
 - Option 2: Re-fetch old value by turning off PC update.

CS 61C L19 Pipeline II (39) A. Carls, Summer 2006 © UC Berkeley