





Comparing the 2 I	evels of hierarchy			
Cache Version	Virtual Memory vers.			
Block or Line	Page			
Miss	Page Fault			
Block Size: 32-64B	Page Size: 4K-8KB			
Placement: Direct Mapped, N-way Set Associat	Fully Associative			
Replacement: LRU or Random	Least Recently Used (LRU)			
Write Thru or Back	Write Back			














	Typical	TLB For	mat					
	Virtual Address	Physical Address	Dirty	Ref	Valid	Access Rights		
 TLB just a cache on the page table mappings TLB access time comparable to cache (much less than main memory access time) <u>Dirty</u>: since use write back, need to know whether or not to write page to disk when replaced <u>Ref</u>: Used to help calculate LRU on replacement Cleared by OS periodically, then checked to see if page was referenced 								














Solutions

Cal

• Page the Page Table itself!

- Works, but must be careful with neverending page faults
- Pin some PT pages to memory
- 2-level page table
- Solutions tradeoff in-memory PT size for slower TLB miss
 - Make TLB large enough, highly associative so rarely miss on address translation
 - CS 162 will go over more options and in greater depth

