


From Page No. \_\_\_\_\_

Outline

- Inst. Set Arch concept
- MIPS ISA
- Reg / Reg
- Reg / Imm
- mem & Section Address
- Jmp & Branch

Concept: ISA



- Why it is important?

- + design, test, or build HW
- + operating systems - device drivers, concurrency
- + embedded systems
- + performance tuning & analysis
- + compilers

- classes of I.S.A.
- MIPS is "Load/store"

- Brief history
- 50's feature
- 60's families
- 20's CSIC To Page No. \_\_\_\_\_


Witnessed & Understood by me,	Date	Invented by	906 Date: Ric
		Recorded by	- GPUs, VMs, ...

From Page No. \_\_\_\_\_

MIPS

(1) Arch. State

- 32-bit byte addressable memory
- 32-bit words



- 32 32-bit general purpose registers
- \$0 =  $\phi$
- \$31 special (RA) rest have conventional usage

- PC holds address of currently executing instruction


2. Operations

- **LOAD / store** - move information to/from reg
  - registers are words: lb, lh throw punts away
  - 32 bit values are untyped
  - can be any thing, meaning is what you do with the
- **Register / Reg or Reg / Immediate**
  - arithmetic, logical
- **Jumps** - direct & indirect (absolute)
- **Branch on condition** (relative)

To Page No. \_\_\_\_\_

Witnessed & Understood by me,	Date	Invented by	Date
		Recorded by	

- Instruction Format - "Fixed Format" vs x86
- all 32-bits, fields in same place



Instruction cycle:

- Fetch Inst
- decode (dispatch on op)  
     $\Sigma$  funct
- operand fetch - Register
- Arith / Logic |  $\Sigma$  Effective Addr
- - Mem
- Register Write
- Update PC  
    ~~PC~~

Reg. Transfer

Inst  $\leftarrow$  Mem [PC]  
q?

R: R[rs], R[rt]  
I

PC  $\leftarrow$  PC + 4

3m PC  $\leftarrow$  Addr

BR ~~PC  $\leftarrow$  PC + PC + PC~~

PC  $\leftarrow$  PC + COND? out: 4

R[rd]  $\leftarrow$  R[rs]  $\oplus$  R[rt] <sup>fun</sup>

PC  $\leftarrow$  PC + 4

R[rd]  $\leftarrow$  R[rt]  $\ll$  shamt  
     $\gg$

R[rt]  $\leftarrow$  R[rs] op Im16

Direct

Reg - Reg Inst. (op = #)  
ADD, SUB, AND, OR, NOR, XOR  
SLT,  
SLL, SRL, SRA, SLD

Reg - Immed  
ADDI, ANDI, ORI, XORI, LUI  
ADDIU  
SLTI, SLTIU

Witnessed & Understood by me,	Date	Invented by	Date
		Recorded by	

From Page No. \_\_\_\_\_

### Operands in memory

- Load / store
- How are they located?


- Effective Address calculation on register & immediate

Immediate

op RS RT IMM6

Register Direct


op RS RT ADDR



~~Register~~  
Absolute



4/5

op RS RT ADDR



Register Indirect (~~Base~~)



op RS RT ADDR



- pointers
- arrays
- fully general

Base + offset

op RS RT ADDR



- optimization
- structs
- stack frame

Many other options on x86

- memory indirect
- autoincrement, autodecrement

Mips does them all with Base + offset - either zero

To Page No. \_\_\_\_\_

Witnessed & Understood by me, \_\_\_\_\_

Date \_\_\_\_\_

Invented by \_\_\_\_\_

Date \_\_\_\_\_

Recorded by \_\_\_\_\_

From Page No. \_\_\_\_\_

LW Rt, Imm16 (Rs)  
LH, LHU  
LB, LBU

$$RT \leftarrow Mem [ Reg (RS) + Imm16 ]$$

SW Rt, Imm16 (Rs)

$$Mem [ Reg (RS) + Imm16 ] \leftarrow Reg [RS]$$

## Control Transfer

### Unconditional

J ADDR } Absolute  
JAL ADDR } or  
          } Direct  
          } = unconditional

PC = ADDR  
R[RS] ← PC+4, PC ← ADDR

JR R5 - indirect jump

PC = R[R5]      - Return  
                  - dispatch  
                  - function ptrs

### conditional

BEQ R5, R7, ADDR16  
BNE R5, R7, ADDR16

if R[R5] == R[R7] PC ← PC + ADDR16<sup>+4</sup>  
else PC ← PC + 4

### Pseudo inst

BLT, BGT, BLE, BGE, LE, MOVE

### ~~Control Transfer~~

Other arithmetic  
MULT, DIV, FP

Other system inst

To Page No. \_\_\_\_\_

Witnessed &amp; Understood by me,

Date

Invented by

Date

Recorded by