

Page No.

Outline


- Project 4 demo / Q & A
- CPI - Performance
- Caches

Project 4

- separation in subsystems
 - Data path
 - Sequencer
 - Memory
 - Control & decoding
- Techniques
 - hiding vs showing details
 - Probes
 - ~~synth~~ decode implementation
 - gates
 - decoders
 - MUXES

Ideal Basic Machine Org

cycle time? $PC = PC + X$



Cycles Per-Inst
Ld/st Arith Jmp/Br

Ld/st	Arith	Jmp/Br
1	1	1
1	1	1
1	1	1
1	1	1

To Page No. 1

Witnessed & Understood by me. WB Date _____

Invented by 5 4 Date 2

Recorded by _____

From Page No. _____

Performance

technology ↙
 Arch ↘
 Appl ↘

$$\text{Time for Program (s)} = \text{cycle Time} \times \text{CPI} \times \# \text{ instructions}$$

$\frac{\text{seconds}}{\text{Program}} = \frac{\text{seconds}}{\text{cycle}} \times \frac{\text{cycles}}{\text{Inst}} \times \frac{\text{instructions}}{\text{Prog}}$

Two ways to determine CPI

- Top down:
- measure ~~per~~ time
 - simulate to count # inst. (or counter)
 - look up cycle time

Bottom up: - simulate to determine inst mix

- 50 %	Arith	x 4	= 2.0
- 30 %	Ld/s	x 5	1.5
- 20 %	Jmp Br	x 2	.4
			3.9

$$\text{Ave CPI} = \sum f_i \cdot C_i$$

Memory

Big Memories are Slow.

Read

Address \Rightarrow data most recently written to that address

Write

Address, Data \Rightarrow writes data to address

Program: series of Read(addr), write(addr, data)

Witnessed & Understood by me.

Date



Invented by

Date

Recorded by

TITLE _____

From Page No. _____



- Read
- select Row
 - Drive data lines
 - Select Col

- Write
- Reach to RB
 - update bit
 - drive data
 - select row to write

- static RAM: 6Ts, faster, stable
- dynamic RAM: 1T, slow, dissipates, refresh

To Page No. 3

Witnessed & Understood by me, _____

Date _____


Invented by _____

Date _____

Recorded by _____

From Page No. _____

Caches: small fast memories that hold the "most important" words of memory



holds address/value pairs

stores value @ address

Hit: Proc makes access to address/value "block" that is present in cache

- read - return value
- write - update value (mem?)

Miss: Not present in cache

		ideal		mem		miss cache		
Arith	50%	4	2.0	105	2.0	4	2.0	
I/O	30%	5	1.5	104	31.2	5%	10	3.0
BLK	20%	2	.4	2	.4	2	2.0	
			3.9	100	100	1%	1	1

To Page No. _____

Witnessed & Understood by me, _____

Date _____

Invented by _____

Recorded by _____

Date _____


Cache Operation
Read (Addr)

~~lookup block~~

$\langle \text{Present}, \text{block} \rangle = \text{lookup}(\text{addr})$
 if (present) return ~~block~~ cache [block].data
 else
 data = read mem(addr)
 block = place(addr)
 cache [block] = $\langle \text{addr}, \text{data} \rangle$ * what if


Write (addr, data)
 Mem[addr] = block
 $\langle \text{Present}, \text{block} \rangle = \text{lookup}(\text{addr})$ - write thru
 if (Present) - no allocate
 cache [block].data = data
~~else~~
 Mem[addr] = block "write thru"

Fully Associative Cache



Witnessed & Understood by me.	Date	Invented by	Date
		Recorded by	

From Page No. _____

Direct Map Cache

Cache Design Parameters:

- # blocks
- block size
- ~~Associativity~~
- write policy
- replacement policy

Hit = 1 cycle

Miss = 7 + miss penalty (say 100 cycles)

$$\text{Miss Rate} = \frac{\# \text{ Misses}}{\text{total mem refs}} = \frac{\text{Misses}}{\text{Hits} + \text{Misses}}$$

Wait on miss

$$\text{CPI} = \text{ideal CPI} + \text{Avg Wait}$$

$$\text{"} + \text{Miss Rate} \cdot \text{Miss Penalty}$$

ex 2.9 @ 100 cycles \Rightarrow 2 CPI3.9 \Rightarrow 5.9

Table on page 4

To Page No. 6

Witnessed & Understood by me.

Date

Invented by

Date

Recorded by