

Outline

- Pipelining & Performance
- Instruction pipeline
- Speedup
- Pipelined datapath & control
- hazards / resolution

Performance

machine organization  
- pipelining

$$\text{seconds/pgm} = \frac{\text{inst}}{\text{pgm}} \times \text{CPI} \times \frac{\text{seconds}}{\text{cycle}}$$

"instruction count"



Software optimization

cycle time



levels of logic between registers

Examples of pipelining


- Laundry
- mfg line / assembly line
- buffet / Cafeteria
- 

- resources to complete all steps in a task
- multiple tasks at different stages
- use every stage at once

From Page No. \_\_\_\_\_

# Instruction Processing Pipeline

- appears as if instructions are executed one after another, but
- multiple instructions execute at once



instruction every cycle.

- 5 instructions at once

To Page No. \_\_\_\_\_

Witnessed & Understood by me,

Date

Invented by

Date

Recorded by



Speedup - due to enhancement  $x$

$$= \frac{\text{Time (w/o } x)}{\text{Time (w/ } x)}$$

ex: 1 m cycles in pipeline,



300 k " w/ 5 stage pipeline

$$SU = \frac{1 \text{ m}}{.300 \text{ m}} = 3.33$$




$$\text{Time}(n, k) = n + k$$

$$SU(n, k) = \frac{k \cdot n}{n + k} = k \left( \frac{n}{1 + \frac{n}{k}} \right)$$



From Page No. \_\_\_\_\_

# Pipelined Inst Processing in detail



```

4040  ADD  R1, R2, R3
44    OR  R4, R5, R2
48    ADD R5, R4, R2
4C    SUB  R6, R5, R2
50    ADDI R7, R2, 16
54    J   foo          BEQ R1, R2, foo
58    ADDI R8, R8, 4
    
```

## Control Hazard

- don't know if ~~inst~~ instruction is a jmp or branch until decode
- have already fetched the next one.

Classic: Kill the "prefetched" inst following the  
 - Jump / branch  
 - NOP

Delay Slot: Execute the instruction following  
 the jmp / br then the target

- compiler tries to put something useful here, else NOP

To Page \_\_\_\_\_

Witnessed & Understood by me. \_\_\_\_\_

Date \_\_\_\_\_

Invented by \_\_\_\_\_

Date \_\_\_\_\_

Recorded by \_\_\_\_\_


MIPS: delayed branch  
 - nPC relative

When is branch resolved?

- simple conditionals: zero, ~zero, eq, neq
- LT / GT take two inst

⇒ Branch condition resolved in DC/D stage

- single delay slot
- compute all possible nPC and select at the last PS



### Data Hazard

- Cannot use a value before it is produced
- Read-after-write
- data dependence


ex ADD R1, R2, R3  
 OR R4, R1, R5

Solution: Wait

- detect the hazard
- stall dependent inst. till hazard goes away

(or force computer to avoid it)  
 - then organization is made visible

From Page No. \_\_\_\_\_



Compare  
 $RA == RD^{ex}, RD^{mem}, RD^{wb}$   
 $RB == \dots, \dots, \dots$   
 if equal

- keep inst in IR
- NO PC update
- send nop down the pipeline (Bubble)

Other data hazards

WAR

ADD  $R_1, R_1, R_2$   
 $R_2, R_3, R_4$

- read in RF, write in WB

WAW

ADD  $R_1, R_1, R_2$   
~~BE~~  $R_1, R_3$   
 OR  $R_1, R_3, R_4$

- instructions issue in order  
 complete in order

To Page No. \_\_\_\_\_

Witnessed & Understood by me,

Date

Invented by

Date

Recorded by

7

From Page No. \_\_\_\_\_

## Optimization: avoid pipeline stalls


- arrange code to separate dependent instructions

```

Add R1, R2, R3
Addi R3, R1, 16
SUB R2, R2, 1
⋮
  
```

## Bypass -

- Add MUX to grab values in the datapath that are valid but have not been written to the register file
- ARITH/LOG : R or W  
Load : only W  $\Leftarrow$  Load delay slot



MIPS - WB in 1st half of cycle, RF in second

- additional bypass
- move MUX to other side of A/B

To Page No. \_\_\_\_\_

Witnessed &amp; Understood by me. \_\_\_\_\_

Date \_\_\_\_\_

Invented by \_\_\_\_\_

Date \_\_\_\_\_

Recorded by \_\_\_\_\_