


11/26/2008

CS61CL

Machine Structure

I/O System Architecture -


Connecting the Processor to the
Rest of the world



- How does (special) software on the processor deal with lots of peripherals while still running programs
 - issue commands
 - get responses
 - transfer data
 - asynchronous notification
- How do we connect peripherals to the system
- How do we exchange data & commands.

Connecting the Pieces

- Bus:
 - Collection of wires
 - data & control
- Protocol for exchange
- Multiple Parties



Synch

Exchanging Information


Old world: In/out instruction

Most Machines: Ld/st instruction

~~Virtual Address~~
space
~~mapped~~

- memory mapped I/O
- control registers
- status registers
- data registers

SCSI
= IDE
bus
#2
#1
speed
Bus



- Read/Write location as if memory
- Device controller monitors I/O regs & takes actions


• Device Driver Software

- Implements processor side of device protocol

+ Interrupt

Interrupt

4



- where ?
- what happens to old PC ?
- other registers ?
- how do you figure out what to do
- how to restore interrupted PC ?
- ~~prevent~~ disable / enable interrupts


miP

Interp

Save
d

Rest
re
ER

MIPS Proc state




Exception

$EPC \leftarrow PC$ (restart locate)
 $PC \leftarrow 0x80000080^*$
 "mode"

- user \rightarrow kernel
- interrupts disabled
- save status

Interrupt handler

SAVE Regs



= service

↳ DISPATCH to handler of specific interrupt

- R/w CTRL regs
- R/w data regs

- INT TRAPS/FAULTS
- ERRORS
- SYSCALL
- RESET
- NMI

RFE instruction

ERET

$PC \leftarrow EPC$

kernel \rightarrow user
 enable interrupts
 restore status

Restore regs

ERET/RFE

* sometimes a register or vector of addresses



Exceptions


- ↳ Interrupts (asynchronous)
 - between instruction
- ↳ Traps/Faults (synchronous)
 - within an instruction

Ex: Page Fault

Inst

Ld R3, 16(R2)


virtual address



- Invalid / Non-existent mappings
- Suspend inst
 - trap to OS
 - load page from disk
 - ≡ millions of inst
 - lots of interrupt
 - update page table
- Retry inst (from scratch)


Disable / Enable interrupts

7



→ PA

Direct Memory Access



- Processor sets up transfer using PIO
 - writing device register
- START DMA transfer
 - ~~PIO~~ PIO write CTRL
- I/O device read/write memory
- Issues interrupt when complete

			P	
KB/s	ms	PIO	ns	Millions inst times per unit
MB/s	μs	DMA	ns	thousands
GB/s	ns			15