

**UNIVERSITY OF CALIFORNIA**  
**College of Engineering**  
**Department of Electrical Engineering**  
**and Computer Sciences**

H. Khorramabadi

**Midterm Exam & Solution**  
**Thurs, October 28, 2010**

**EECS 247**  
**FALL 2010**

Name: \_\_\_\_\_

SID: \_\_\_\_\_

Score: **/40**

<b>Problem 1</b> <b>6point</b>	<b>Problem 2</b> <b>6point</b>	<b>Problem 3</b> <b>6point</b>	<b>Problem 4</b> <b>22point</b>	<b>Total Score</b> <b>40point</b>

- **Closed books and notes, no calculators allowed**
- **Mark all results with a box around.**
- Write solutions on the exam sheets. Add extra pages where needed.
- Simplify algebraic results as much as possible.
- Bring into standard form where applicable.
- Show derivations.

Useful Expressions:

$$\log_{10} 2=0.3, \quad \log_{10} 3=0.477, \quad \log_2 3=1.59$$

$$2^6=64, \quad 2^7=128, \quad 2^8=256, \quad 2^9=512, \quad 2^{10}=1024$$


$$\text{decade}=x10$$

$$\frac{1}{1+x} \approx 1-x \text{ for } x \text{ small}$$

$$\sqrt{1+x} \approx 1+\frac{x}{2} \text{ for } x \text{ small}$$

**Problem 1:** The circuit shown below is a filter.


- Identify the filter type (low/high/band pass). **Low-pass**
- What is the order of the filter? **7**
- Does it include transmission zeros? If the answer is positive, which components are added for this purpose? **Yes, C13, C31, C35, C53, C57, C75**
- Is it utilizing bottom-plate integrator technique? **Yes**
- Is it an LDI implementation? Show your answer. **Yes. For example the first two integrators are connected in:  $[1/(1-Z^{-1})]x[Z^{-1}/(1-Z^{-1})]$  which results in an LDI loop**
- Identify the components whose values influence the total output noise, assuming the opamp noise is negligible (no derivation necessary). **Cint1 thru Cint7**
- To reduce the overall thermal noise by a factor of 2 without changing internal node transfer functions what should be done? **To decrease output noise voltage by 2 increase all Cs by X4**
- To scale the gain of the output node by a factor of 1.5 how would you change the output stage? **All Capacitors connected to the output node  $x1/1.5 \rightarrow$  Cint7, C57, C67, C77 divided by 1.5**
- If double-sampling is to be added to this design, show how it is done by drawing only two stages. **A 2<sup>nd</sup> set of sampling Cs and switches is added in parallel with the original ones while the clock phases would be reversed.**
- What would the effect of double-sampling be on the performance of the filter, assuming the clock frequency and all capacitor values remain the same? **What is the advantage of double-sampling? The effective sampling rate is double the clock frequency, in other words, if all Cs remain the same, the bandwidth of the filter is doubled, while the opamp requirements remains the same as before. Results in lower power dissipation and Si area.**



**Problem 2:** The receive path of a system comprises a continuous-time lowpass filter followed by an ADC converter. Assume the following:

- The signal bandwidth of interest spans from 0 to  $f_B$ .
- The incoming signal is wideband with equal signal magnitude for all frequencies.
- The filter has a roll-off starting at  $2f_B$  with **20dB-per-decade-per-pole** and with **2 poles**.
- The digital filter cuts sharply at  $f_B$ .
- First, an ADC with very high resolution is used. The measured highest aliased component at the output  $D_{out}$  is at **-40dB** level with respect to the in-band signal. Ignore magnitude response shaping due to the sample/hold effect.

- Find the ADC sampling frequency,  $f_s$ , as a function of  $f_B$ .
- What is the maximum number of bits (resolution) for the ADC such that the aliased in-band components do not show up at the digital output?



- Since LPF roll-off is 40dB/decade, there should be one decade or x10 ratio between the largest aliasable signal which is at  $(f_s - f_B)$  and filter roll-off  $2f_B$ :


$$(f_s - f_B) / 2f_B = 10 \rightarrow \underline{f_s = 21f_B}$$

- Maximum ADC resolution: 1LSB should be smaller than aliased component  $\rightarrow$  1LSB smaller than 1/100 of full-scale  $\rightarrow 1/128 < \text{LSB} < 1/64 \rightarrow \underline{\text{6bit ADC}}$

**Problem 3:** You are to complete the spectral test graph for a **12bit** ADC converter with **sampling frequency 1MHz**. Spectral testing is performed by using a full-scale **sinusoidal input at 300kHz** and Fast Fourier analysis (FFT) with number of samples  $N=2^{10}$ .

- Indicate the input signal on the spectral test graph.
- Compute the ideal **SQNR** for this ADC.
- The measured INL is shown in the figure below and  $\text{DNL}^{\max}$  is measured to be 0.5LSB. Compute the overall **SQNR** using the results for DNL or INL (whichever affects SQNR).
- By raising the chip temperature and remeasuring the SNR, the effect of thermal noise is estimated as **5dB extra SNR degradation** at the ambient temperature. Find the overall SNR at the ambient temperature.
- Using the d) result, find the value for the noise floor level shown as **Y** on the spectral test graph.
- What is the **SFDR** of this converter in terms of dB. Add the dominant distortion component which falls within the band of interest on the spectral test graph.
- Compute the SNDR for the above input signal and find **ENOB** based on **SNDR**.

h) Is this ADC monotonic?



a) The signal normalized to sampling freq:  $\rightarrow 0.3$

b)  $SQNR = 6.02 \times 12 + 1.76 = 74 \text{ dB}$

c) DNL causes increase in quantization noise.  $1/2 \text{ LSB DNL} \rightarrow -3 \text{ dB loss in SNR}$   
 $\rightarrow \text{SNR} = 71 \text{ dB}$

d) Thermal noise add 5 dB to the total noise  $\text{SNR} = 71 - 5 = \underline{66 \text{ dB}}$

e) Noise floor lower by:  $10 \log N/2 = 10 \log 2^{10}/2 = 10 \times 9 \log 2 = 27 \text{ dB}$

$\rightarrow$  noise floor @  $-66 - 27 = -93 \text{ dB} \rightarrow \underline{Y = -93 \text{ dB}}$


f)  $\text{SFDR} = 20 \log 2^{12}/\text{INL} = 20 \log 2^{12}/2 = 20 \times 11 \log 2 = 66 \text{ dB} \rightarrow \underline{\text{SFDR} = 66 \text{ dB}}$

Due to the shape of the INL, dominant distortion mostly 3<sup>rd</sup> order harmonic  $\rightarrow f_{3rd}/f_s = 0.9$   
 causing inband aliased component at  $(f_s - f_{3rd})/f_s = 1 - 0.9 = \underline{0.1}$  normalized to  $f_s$

g) To compute SNDR, noise and distortion is vector added since they seem to have the same value individually, power addition would result in  $66 \text{ dB} - 3 \text{ dB} \rightarrow \underline{\text{SNDR} = 63 \text{ dB}}$

$\text{ENOB} = (63 - 1.76)/6.02 \rightarrow \underline{\text{ENOB} = 10.1 \text{ bit}}$

h) Since  $\text{DNL} < 1$  ADC is monotonic.



**Problem 4:**

**Please answer the following questions:** In the case of *True/False* underline either True or False

1. The time delay for 3 sinusoidal signals applied to the input of a low pass filter at different frequencies was measured to be all equal to 2msec. If all 3 signals are within the passband of the filter:
  - a. What is the most likely type of the filter among all EE247 filters (e.g. Chebychev, Butterworth.....)? **Bessel**
  - b. What is the relationship between phase and frequency within passband?  $\theta(\omega) = -2\text{msec}\omega$
  - c. What is the group delay within the passband? **-2msec**
  
2. Name a filter type which includes transmission zeros. What is the advantage of adding zeros? **Elliptic or Chebychev II. Advantage: creates nulls which could be used to eliminate interfering signal/s. Shaper transition band.**
  
3. Among the filter topologies studies in EE247 which one/s are more suited for operation at higher frequencies? Name an application where this filter topology is used. **Gm-C type filters. Disk drive applications, xDSL filters....**
  
4. Among the entire continuous-time filter topologies studied in EE247, which one has the potential for highest linearity performance? **Opamp-RC type.**
  
5. Name one major advantage of switched-capacitor filters over continuous-time filters in the integrated form? **Critical frequency inherently accurate since it is a function of clock freq. & C ratios. Long time-constants can be implemented in small area.**
  
6. What is the main disadvantage of switched-capacitor filters? **Since it is a sampled system to avoid aliasing an anti-aliasing filter is required.**
  
7. In switched-capacitor networks, signal distortion due to slew-limited settling of the integrator is more severe compared to the distortion associated with exponential settling. **True or False?**
  
8. Addition of an integrator in the feedback path of a lowpass filter results in:
  - a. The addition of a **pole** or **zero** ( choose one) in the transfer function.
  - b. Therefore changes the shape to: **Bandpass** \_\_\_\_\_
  - c. Can be used to cancel **DC offset** \_\_\_\_\_

9. A continuous-time filter is tuned by operating in conjunction with a master-slave style continuously operating tuning circuit. Name one factor which could potentially limit the minimum signal handling capability of the slave filter. **Reference signal feedthrough via parasitic coupling to the output of the slave filter.**
10. An RLC lowpass filter is transformed to bandpass by: **Replacing all Cs parallel by combination of L&C and all Ls by series L &C. The resulting bandpass filter order is  $\times 2$  compared to the original lowpass prototype.**
11. For an ADC, DNL: is measured to be  $[0 -0.5 0 -1 +0.5 +0.5 +0.5 0]$ , Find the INL vector. Comment on the ADC performance. INL:  $[\_ 0 -0.5 -0.5 -1.5 -1 -0.5 0 \_ ]$ . **One missing code.**
12. What are the advantages and disadvantages of binary-weighted versus unit-element DACs? **Binary-weighted: Advantages, lower number of switched required, incoming binary digital input can be directly used w/o decoding. Disadvantage is poor DNL performance.**  
**Unit-element: Advantages, excellent DNL performance. Disadvantage : large number of switched required, incoming binary digital input cannot be directly used and needs a decoder.**
13. A segmented DAC is made of  $B_2$  MSB bits with **unit-element** architecture and  $B_1$  LSB bits with **binary-weighted** architecture. The overall DNL is equal to the DNL of a  **$B_1+1$  bit binary-weighted DAC.**
14. Typically, what limits the maximum achievable resolution in Nyquist rate ADCs and to about how many bits? **KT/C noise associated with the switch R and sampling C of the sampling network mandates large C for high resolution ADCs. Limit is about 14bits.**
15. Histogram testing using ramp signal is typically limited to **8 to 10** bit ADCs **due to linearity limitations of a ramp signal.**
16. Using a sinusoidal signal instead of a ramp in histogram testing of ADCs has the advantage of: **Any non-linearity related harmonic content of the sinusoidal signal source can be filtered out.**
17. What are the disadvantage/s of histogram testing? **Flipped codes can not be detected. Non-monotonicity not detected. Slow**
18. In the context of ADC spectral testing, under what conditions windowing is used? **If the provisions to lock sampling signal frequency to input signal is not available.**
19. Considerations for performing spectral testing without using windowing: are:
  - a. To avoid spectral leakage **Integer number of cycles of input signal is used.**
  - b. Avoid periodical quantization noise and thus lose of measurement accuracy by **having  $f_s/f_{in}$  non-integer number.**
  - c. To speed up the computation choose:  **$N=2^n$  with n an integer**