

EE247 Lecture 24

Oversampled ADCs (continued)


- Comparison of limit cycle oscillations 2nd order vs 1st order $\Sigma\Delta$ modulator
 - 2nd order $\Sigma\Delta$ modulator
 - Practical implementation
 - Effect of various building block nonidealities on the $\Sigma\Delta$ performance
 - Integrator maximum signal handling capability
 - Integrator finite DC gain
 - Comparator hysteresis (minimum signal handling capability)
 - Integrator non-linearity
 - Effect of KT/C noise
 - Finite opamp bandwidth
 - Opamp slew limited settling
 - Implementation example
 - Higher order $\Sigma\Delta$ modulators
 - Cascaded modulators (multi-stage)
 - Single-loop single-quantizer modulators with multi-order filtering in the forward path
-

Limit Cycle Oscillation

- Issue particular to $\Sigma\Delta$ modulator type data converters:
 - In response to low level DC inputs \rightarrow quantization noise becomes periodic and some of the components could fall with in the passband of interest and thus limit the dynamic range
 - More pronounced in 1st order $\Sigma\Delta$ modulators compared to higher order (e.g. 2nd order)
 - Solution:
 - Use dithering (inject noise-like signal at the input): to randomize quantization noise
 - If circuit thermal noise is large enough \rightarrow acts as dither
 - Typically, in the design of $\Sigma\Delta$ modulator integrating C values chosen carefully so that inband thermal noise level exceeds quantization noise
-

Limit Cycle Tones in 1st Order & 2nd Order $\Sigma\Delta$ Modulator

- Higher oversampling ratio
→ lower tones
- 2nd order tones much lower compared to 1st
- 2X increase in M decreases the tones by 6dB for 1st order loop and 12dB for 2nd order loop




Ref: B. P. Brandt, et al., "Second-order sigma-delta modulation for digital-audio signal acquisition," *IEEE Journal of Solid-State Circuits*, vol. 26, pp. 618 - 627, April 1991.
 R. Gray, "Spectral analysis of quantization noise in a single-loop sigma-delta modulator with dc input," *IEEE Trans. Commun.*, vol. 37, pp. 588-599, June 1989.

$\Sigma\Delta$ Implementation Practical Design Considerations


- Internal node scaling & clipping
- Effect of finite opamp gain & nonlinearity
- KT/C noise
- Opamp noise
- Finite opamp bandwidth
- Opamp slew limited settling
- Effect of comparator nonidealities
- Power dissipation considerations

2nd Order $\Sigma\Delta$ Modulator Example: Switched-Capacitor Implementation



- Fully differential front-end
- Two bottom-plate integrators
- 1-bit DAC is made of switches and Vrefs


Switched-Capacitor Implementation 2nd Order $\Sigma\Delta$ Phase 1




During phase 1:

- 1st integrator samples V_{in} on 1st stage $C1$
- 2nd integrator samples output of 1st integrator
- Comparator senses polarity of 2nd intg. output \rightarrow result saved in output latch
- $S3$ opens prior to $S1$ \rightarrow minimize effect of charge injection


Switched-Capacitor Implementation 2nd Order $\Sigma\Delta$ Phase 2



- Note: S2 connects integrator inputs to + or - Vref, polarity depends on whether D_{out} is 0 or 1
- Input sampled during ϕ_1 - or + C1xVref transferred to C2 \rightarrow DAC output subtraction & integration




Switched-Capacitor Implementation 2nd Order $\Sigma\Delta$ Nodes Scaled for Maximum Dynamic Range



- Modification (gain of $\frac{1}{2}$ in front of integrators) reduce & optimize required signal range at the integrator outputs $\sim 1.7x$ input full-scale (Δ)
- Note: Non-idealities associated with 2nd integrator and quantizer when referred to the $\Sigma\Delta$ input is attenuated by 1st integrator high gain
 \rightarrow The only building block requiring low-noise and high accuracy is the 1st integrator


Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

2nd Order $\Sigma\Delta$ Modulator Switched-Capacitor Implementation



- The $\frac{1}{2}$ loss in front of each integrator implemented by choice of:

$$C_2 = 2C_1 \rightarrow f_0^{intg} = f_s / (4\pi)$$




Design Phase Simulations

- Design of oversampled ADCs requires simulation of extremely long data traces due to the oversampled nature of the system
- SPICE type simulators:
 - Normally used to test for gross circuit errors only
 - Too slow for detailed performance verification
- Typically, behavioral modeling is used in MATLAB-like environments
- Circuit non-idealities either computed or found by using SPICE at subcircuit level
- Non-idealities introduced in the behavioral model one-by-one first to fully understand the effect of each individually
- Next step is to add as many of the non-idealities simultaneously as possible to verify whether there are interaction among non-idealities

Testing of AFE


- Typically in the design phase, provisions are made to test the AFE separate from Decimator
- Output of the AFE (0,1) is acquired by a data acquisition board or logic analyzer
- Matlab-like program is used to analyze data e.g. perform filtering & measure SNR, SNDR.....
- During pre-silicon design phase, output of AFE is filtered in software & Matlab used to measure SNR, SNDR



Example: Testing $\Sigma\Delta$ ADC

Note:
The Nyquist ADC tests such as INL and DNL test do not apply to $\Sigma\Delta$ modulator type ADCs


$\Sigma\Delta$ testing is performed via SNDR as a function of input signal level



2nd Order $\Sigma\Delta$

Effect of 1st Integrator Maximum Signal Handling Capability on SNR

- Behavioral model
- Non-idealities tested one by one




- Effect of 1st Integrator maximum signal handling capability on converter SNR
→ No SNR loss for max. sig. handling >1.7 Δ

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.

2nd Order $\Sigma\Delta$


Effect of 2nd Integrator Maximum Signal Handling Capability on SNR



- Effect of 2nd Integrator maximum signal handling capability on SNR
→ No SNR loss for max. sig. handling >1.7 Δ

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.

2nd Order $\Sigma\Delta$ Effect of Integrator Finite DC Gain





$$H(z)_{ideal} = \frac{C_s}{CI} \times \frac{z^{-1}}{1-z^{-1}}$$

$$H(z)_{Finit\ DC\ Gain} = \frac{C_s}{CI} \times \frac{\left(\frac{a}{1+a+\frac{C_s}{CI}} \right) z^{-1}}{1 - \left(\frac{1+a}{1+a+\frac{C_s}{CI}} \right) z^{-1}}$$

$$\rightarrow H(DC) = a$$

1st Order $\Sigma\Delta$ Effect of Integrator Finite DC Gain Analysis




- Note: Quantization transfer function wrt output has integrator in the feedback path:

$$\frac{D_{out}}{e_Q} = \frac{1}{1+H(\omega)}$$

$$\rightarrow @ DC \text{ for ideal integ: } \frac{D_{out}}{e_Q} = 0$$


$$\rightarrow @ DC \text{ for real integ: } \frac{D_{out}}{e_Q} \approx \frac{1}{a}$$

1st & 2nd Order $\Sigma\Delta$ Effect of Integrator Finite DC Gain



- Low integrator DC gain \rightarrow Increase in total in-band quantization noise
- Can be shown: If $a > M$ (oversampling ratio) \rightarrow Insignificant degradation in SNR
- Normally DC gain designed to be $\gg M$ in order to suppress nonlinearities


2nd Order $\Sigma\Delta$ Effect of Integrator Finite DC Gain



- *Example:* $a = 2M \rightarrow 0.4\text{dB}$ degradation in SNR
 $a = M \rightarrow 1.4\text{dB}$ degradation in SNR

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.


2nd Order $\Sigma\Delta$ Effect of Comparator Non-Idealities on $\Sigma\Delta$ Performance



1-bit A/D \rightarrow Single comparator


- Speed must be adequate for the operating sampling rate
- Input referred offset- feedback loop & high DC intg. gain suppresses the effect
 - \rightarrow $\Sigma\Delta$ performance quite insensitive to comparator offset
- Input referred comparator noise- same as offset
- Hysteresis= Minimum overdrive required to change the output

2nd Order $\Sigma\Delta$ Comparator Hysteresis



Hysteresis= Minimum overdrive required to change the output

2nd Order $\Sigma\Delta$ Comparator Hysteresis




→ Comparator hysteresis $< \Delta/25$ does not affect SNR

→ E.g. $\Delta=1V$, comparator hysteresis up to 40mV tolerable

Key Point: One of the main advantages of $\Sigma\Delta$ ADCs → Highly tolerant of comparator and in general building-block non-idealities


2nd Order $\Sigma\Delta$ Effect of Integrator Nonlinearities



With non-linearity added:

$$v(kT+T) = u(kT) + \alpha_2 [u(kT)]^2 + \alpha_3 [u(kT)]^3 + \dots + v(kT) + \beta_2 [v(kT)]^2 + \beta_3 [v(kT)]^3 + \dots$$


2nd Order $\Sigma\Delta$ Effect of Integrator Nonlinearities (Single-Ended)



- Simulation for single-ended topology
- Effect of even order nonlinearities can be significantly suppressed by using differential circuit topologies

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.

2nd Order $\Sigma\Delta$ Effect of Integrator Nonlinearities




- Simulation for single-ended topology
- Odd order nonlinearities (3rd in this case)

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.

2nd Order $\Sigma\Delta$ Effect of Integrator Nonlinearities

- Odd order nonlinearities (usually 3rd) could cause significant loss of SNDR for high resolution oversampled ADCs
- Two significant source of non-linearities:
 - Non-linearities associated with opamp used to build integrators
 - Opamp open-loop non-linearities are suppressed by the loopgain since there is feedback around the opamp
 - Class A opamps tend to have lower open-loop gain but more linear output versus input transfer characteristic
 - Class A/B opamps typically have higher open-loop gain but non-linear transfer function. At times this type is preferred for $\Sigma\Delta$ AFE due to its superior slew rate compared to class A type
 - Integrator capacitor non-linearities
 - Poly-Sio2-Poly capacitors \rightarrow C non-linearity in the order of 10ppm/V
 - Metal-Sio2-Metal capacitors \sim 1ppm/V

2nd Order $\Sigma\Delta$ Effect of Integrator KT/C noise



$$\overline{v_n^2} = \frac{2kT}{C_s}$$

$$\overline{v_n^2} / f = 2 \frac{kT}{C_s} \times \frac{1}{f_s/2} = 4 \frac{kT}{C_s \times f_s}$$


Total in-band noise:

$$\overline{v_n^2}_{input-referred} = 4 \frac{kT}{C_s \times f_s} \times f_B$$

$$= \frac{2kT}{C_s \times M}$$

- For the example of digital audio with 16-bit (96dB) & $M=256$ (110dB SQNR)
 - $\rightarrow C_s=1pF \rightarrow 7\mu V_{rms}$ noise
 - \rightarrow If $V_{FS}=2V_{p-p-d}$ then thermal noise @ -101dB \rightarrow degrades overall SNR by -9dB
 - $\rightarrow C_s=1pF, C_I=2pF \rightarrow$ **much smaller capacitor area ($\sim 1/M$) compared to Nyquist ADC**
 - \rightarrow Since thermal noise provides some level of dithering \rightarrow better not choose much larger capacitors!

2nd Order $\Sigma\Delta$ Effect of Finite Opamp Bandwidth




Assumptions:

Opamp \rightarrow does not slew

Opamp has only one pole \rightarrow exponential settling

2nd Order $\Sigma\Delta$ Effect of Finite Opamp Bandwidth




\rightarrow $\Sigma\Delta$ does not require high opamp bandwidth $T/\tau > 2$ or $f_u > 2f_s$ adequate


Note: Bandwidth requirements significantly more relaxed compared to Nyquist rate ADCs

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.

2nd Order $\Sigma\Delta$ Effect of Slew Limited Settling



2nd Order $\Sigma\Delta$ Effect of Slew Limited Settling




Assumption:

- Opamp settling \rightarrow includes a single-pole setting of $\tau = 1/2f_s$ + slewing
- \rightarrow Low slew rate degrades SNR rapidly- increases quantization noise and also causes signal distortion
- \rightarrow Minimum slew rate of $S_R^{min} \sim 1.2 (\Delta \times f_s)$ required

Ref: B.E. Boser et. al, "The Design of Sigma-Delta Modulation A/D Converters," JSSC, Dec. 1988.

2nd Order $\Sigma\Delta$ Implementation Example: Digital Audio Application




- In Ref.: 5V supply, $\Delta = 4V_{p-p-d}$, $f_s = 12.8MHz \rightarrow M = 256 \rightarrow$ theoretical quantization noise @ -110dB
- Minimum capacitor values computed based on -104dB noise wrt maximum signal
 - \rightarrow Max. inband KT/C noise = $7\mu V_{rms}$ (thermal noise dominates \rightarrow provide dithering & reduce limit cycle oscillations)
 - $\rightarrow C1 = (2kT)/(M V_n^2) = 1pF \quad C2 = 2C1$

Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.

2nd Order $\Sigma\Delta$ Implementation Example: Integrator Opamp


- Class A/B type opamp \rightarrow High slew-rate
- S.C. common-mode feedback
- Input referred noise (both thermal and $1/f$) important for high resolution performance
- Minimum required DC gain $> M = 256$, usually DC gain designed to be much higher to suppress nonlinearities (particularly, for class A/B amps)
- Minimum required slew rate of $1.2(\Delta f_s) \rightarrow 65V/\mu sec$
- Minimum opamp settling time constant $\rightarrow 1/2f_s \sim 30nsec$



Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.

2nd Order $\Sigma\Delta$ Implementation Example: Comparator

- Comparator → simple design
 - Maximum acceptable hysteresis or offset (based on analysis) → $\Delta/25 \sim 160\text{mV}$
 - Have to make sure adequate speed for the chosen sampling freq.
- Since offset requirement not stringent → No preamp needed, basically a latch with reset



Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.

2nd Order $\Sigma\Delta$ Implementation Example: Subcircuit Performance

Subcircuit Performance		<u>Our computed</u> <u>minimum required</u>	<u>Over-Design Factor</u>
Operational Amplifier			
DC gain	67 dB	DC Gain 48dB (compensates non-linear open-loop gain)	x8
Unity-gain frequency	50 MHz	Unity-gain freq = $2f_s = 25\text{MHz}$	x2
Slew rate	350 V/μsec	Slew rate = 65V/usec	x5
Linear output range	6 V	Output range 1.7A=6.8V!	X0.9
Sampling rate	12.8 MHz		
Integrator			
Settling time constant	7.25 nsec	Settling time constant= 30nsec	x4
Comparator			
Offset	13 mV	Comparator offset 160mV	x12

Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.


2nd Order $\Sigma\Delta$ Implementation Example: Digital Audio Applications

Measured SNDR

$M=256$, $0\text{dB}=4\text{V}_{\text{p-p-d}}$

f_{sampling} : 12.8MHz

Test signal
frequency: 2.8kHz



Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.


2nd Order $\Sigma\Delta$ Implementation Example: Digital Audio Applications

Measured Performance Summary (Does Not Include Decimator)

Dynamic Range	98 dB (16 b)
Peak SNDR	94 dB
Sampling Rate	12.8 MHz
Oversampling Ratio	256
Output Rate	50 kHz
Signal Band	23 kHz
Differential Input Range	4 V
Supply Voltage	5 V
Power Supply Rejection	60 dB
Power Dissipation	13.8 mW
Area	0.39 mm ²
Technology	1- μm CMOS


Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.

2nd Order $\Sigma\Delta$ Implementation Example: Digital Audio Applications



Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.


2nd Order $\Sigma\Delta$ Implementation Example: Digital Audio Applications



→ Measured & simulated in-band spurious tones as a function of DC input signal
→ Sampling rate=12.8MHz, $M=256$

Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.

2nd Order $\Sigma\Delta$ Implementation Example: Digital Audio Applications



→ Measured & simulated worst-case noise tone @ DC input of 0.00088Δ
→ Both indicate maximum tone @ 22.5kHz around -100dB level

Ref: B. P. Brandt, et. al, "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.

Higher Order $\Sigma\Delta$ Modulator Dynamic Range

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})^L E(z) \quad , \quad L \rightarrow \Sigma\Delta \text{ order}$$

$$\overline{S_X} = \frac{1}{2} \left(\frac{\Delta}{2} \right)^2 \quad \text{sinusoidal input, } STF = 1$$

$$\overline{S_Q} = \frac{\pi^{2L}}{2L+1} \frac{1}{M^{2L+1}} \frac{\Delta^2}{12}$$


$$\frac{\overline{S_X}}{\overline{S_Q}} = \frac{3(2L+1)}{2\pi^{2L}} M^{2L+1}$$

$$DR = 10 \log \left[\frac{3(2L+1)}{2\pi^{2L}} M^{2L+1} \right]$$

$$DR = 10 \log \left[\frac{3(2L+1)}{2\pi^{2L}} \right] + (2L+1) \times 10 \times \log M$$

2X increase in M → (6L+3)dB or (L+0.5)-bit increase in DR

$\Sigma\Delta$ Modulator Dynamic Range As a Function of Modulator Order




- Potential stability issues for $L > 2$

Higher Order $\Sigma\Delta$ Modulators

- Extending $\Sigma\Delta$ Modulators to higher orders by adding integrators in the forward path (similar to 2nd order)
 - Issues with stability
- Two different architectural approaches used to implement $\Sigma\Delta$ modulators with order > 2
 1. Cascade of lower order modulators (multi-stage)
 2. Single-loop single-quantizer modulators with multi-order filtering in the forward path


Higher Order $\Sigma\Delta$ Modulators

(1) Cascade of 2-Stages $\Sigma\Delta$ Modulators



- Main $\Sigma\Delta$ quantizes the signal
- The 1st stage quantization error is then quantized by the 2nd quantizer
- The quantized error is then subtracted from the results in the digital domain

2nd Order (1-1) Cascaded $\Sigma\Delta$ Modulators



$$Y_1(z) = z^{-1}X(z) + (1 - z^{-1})E_1(z)$$

$$Y_2(z) = z^{-1}E_1(z) + (1 - z^{-1})E_2(z)$$

$$Y(z) = z^{-1}Y_1(z) - (1 - z^{-1})Y_2(z)$$


$$= z^{-2}X(z) + z^{-1}(1 - z^{-1})E_1(z) - z^{-1}(1 - z^{-1})E_1(z) - (1 - z^{-1})^2E_2(z)$$

$$Y(z) = z^{-2}X(z) - (1 - z^{-1})^2E_2(z)$$

← 2nd order noise shaping

3rd Order Cascaded $\Sigma\Delta$ Modulators (a) Cascade of 1-1-1 $\Sigma\Delta$ s


- Can implement 3rd order noise shaping with 1-1-1
- This is also called MASH (multi-stage noise shaping)



3rd Order Cascaded $\Sigma\Delta$ Modulators (b) Cascade of 2-1 $\Sigma\Delta$ s

Advantages of 2-1 cascade compared to 1-1-1-:

- Low sensitivity to matching precision of analog/digital paths
- Low spurious limit cycle tone levels
- No potential instability



$$Y_1(z) = z^{-2}X(z) + (1 - z^{-1})^2 E_1(z)$$

$$Y_2(z) = z^{-1}E_1(z) + (1 - z^{-1})E_2(z)$$


$$Y(z) = z^{-1}Y_1(z) - (1 - z^{-1})^2 Y_2(z)$$

$$= z^{-3}X(z) + z^{-1}(1 - z^{-1})^2 E_1(z) - z^{-1}(1 - z^{-1})^2 E_1(z) - (1 - z^{-1})^3 E_2(z)$$


3rd order noise shaping \implies

$$Y(z) = z^{-3}X(z) - (1 - z^{-1})^3 E_2(z)$$

Sensitivity of Cascade of (1-1-1) $\Sigma\Delta$ Modulators to Matching of Analog & Digital Paths




Sensitivity of Cascade of (2-1) $\Sigma\Delta$ Modulators to Matching Error



Main advantage of 2-1 cascade compared to 1-1-1 topology:


- Low sensitivity to matching of analog/digital paths (in excess of one order of magnitude less sensitive compared to (1-1-1)!)

Example: 2-1 Cascaded $\Sigma\Delta$ Modulators



Ref: L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 193 - 202, March 1994.


2-1 Cascaded $\Sigma\Delta$ Modulators



Effect of gain parameters on signal-to-noise ratio

Ref: L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 193 - 202, March 1994.

2-1 Cascaded $\Sigma\Delta$ Modulators Measured Dynamic Range Versus Oversampling Ratio



Ref: L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 193 - 202, March 1994.


Comparison of 2nd order & Cascaded (2-1) $\Sigma\Delta$ Modulator Test Results

Digital Audio Application, $f_N = 44.1\text{kHz}$ (Does not include Decimator)		
Reference	Brandt, JSSC 4/91	Williams, JSSC 3/94
Architecture	2 nd order	(2+1) Order
Dynamic Range	98dB (16-bits)	104dB (17-bits)
Peak SNDR	94dB	98dB
Oversampling rate	256 (theoretical \rightarrow SQNR=109dB, 18bit)	128 (theoretical \rightarrow SQNR=128dB, 21bit!)
Differential input range	4V _{ppd} 5V supply	8V _{ppd} 5V supply
Power Dissipation	13.8mW	47.2mW
Active Area	0.39mm ² (1 μ tech.)	5.2mm ² (1 μ tech.)

Higher Order $\Sigma\Delta$ Modulators (1) Cascaded Modulators Summary

- Cascade two or more stable $\Sigma\Delta$ stages
- Quantization error of each stage is quantized by the succeeding stage/s and subtracted digitally
- Order of noise shaping equals sum of the orders of the stages
- Quantization noise cancellation depends on the precision of analog/digital signal paths
- Quantization noise further randomized \rightarrow less limit cycle oscillation problems
- Typically, no potential instability

Higher Order Lowpass $\Sigma\Delta$ Modulators (2) Forward Path Multi-Order Filter



$$Y(z) = \frac{H(z)}{1+H(z)} X(z) + \frac{1}{1+H(z)} E(z)$$

$$NTF = \frac{Y(z)}{E(z)} = \frac{1}{1+H(z)} = \frac{D(z)}{D(z)+N(z)}$$

- Zeros of NTF (poles of $H(z)$) can be positioned to minimize baseband noise spectrum
- **Approach:** Design NTF first and solve for $H(z)$
- Main issue \rightarrow Ensuring stability for 3rd and higher orders

5th-order $\Sigma\Delta$ Modulator Design

- Procedure
 - Establish requirements
 - Design noise-transfer function, NTF
 - Determine loop-filter, H
 - Synthesize filter
 - Evaluate performance,
 - Establish stability criteria
 - Voltage scaling
 - Effect of component non-idealities

Ref: R. W. Adams and R. Schreier, "Stability Theory for $\Delta\Sigma$ Modulators," in Delta-Sigma Data Converters- S. Norsworthy et al. (eds), IEEE Press, 1997

Example: Modulator Specification


- Example: Audio ADC

– Dynamic range	DR	18 Bits
– Signal bandwidth	B	20 kHz
– Nyquist frequency	f_N	44.1 kHz
– Modulator order	L	5
– Oversampling ratio	$M = f_s/f_N$	64
– Sampling frequency	f_s	2.822 MHz
- The order L and oversampling ratio M are chosen based on
 - SQNR > 120dB

Noise Transfer Function, NTF(z)

```
% stop-band attenuation Rstop=80dB, L=5 ...
L=5;
Rstop = 80;
B=20000;
[b,a] = cheby2(L, Rstop, B, 'high');
NTF = filt(b, a, ...);
```

Chebyshev II filter chosen
→ zeros in stop-band




Loop-Filter Characteristics $H(z)$


$$NTF = \frac{Y(z)}{E(z)} = \frac{1}{1 + H(z)}$$

$$\rightarrow H(z) = \frac{1}{NTF} - 1$$

Note: For 1st order $\Sigma\Delta$ an integrator is used instead of the high order filter shown



Modulator Topology Simulation Model




Filter Coefficients

$$\begin{array}{lll}
 a_1=1; & k_1=1; & b_1=1/1024; \\
 a_2=1/2; & k_2=1; & b_2=1/16-1/64; \\
 a_3=1/4; & k_3=1/2; & \\
 a_4=1/8; & k_4=1/4; & \\
 a_5=1/8; & k_5=1/8; & g = 1;
 \end{array}$$


Ref: Nav Sooch, Don Kerth, Eric Swanson, and Tetsuro Sugimoto, "Phase Equalization System for a Digital-to-Analog Converter Using Separate Digital and Analog Sections", U.S. Patent 5061925, 1990, figure 3 and table 1

5th Order Noise Shaping AFE Simulation Results




- Mostly quantization noise, except at low frequencies
- Let's zoom into the baseband portion...

5th Order Noise Shaping




- SQNR > 120dB
- Sigma-delta modulators are usually designed for negligible quantization noise
- Other error sources dominate, e.g. thermal noise are allowed to dominate & thus provide dithering to eliminate limit cycle oscillations

In-Band Noise Shaping



- Lot's of gain in the loop filter pass-band
- Forward path filter not necessarily stable!
- Remember that:
 - ✓ NTF $\sim 1/H \rightarrow$ small within passband since H is large
 - ✓ STF $= H/(1+H) \rightarrow \sim 1$ within passband

Stability Analysis




- Approach: linearize quantizer and use linear system theory!
- One way of performing stability analysis \rightarrow use RLocus in Matlab with $H(z)$ as argument and G_{eff} as variable
- Effective quantizer gain

$$G_{eff}^2 = \frac{y^2}{q^2}$$

- Can obtain G_{eff} from simulation

Ref: R. W. Adams and R. Schreier, "Stability Theory for $\Delta\Sigma$ Modulators," in Delta-Sigma Data Converters- S. Norsworthy et al. (eds), IEEE Press, 1997

Quantizer Gain (G_{eff})



Stability Analysis


$$STF = \frac{G \cdot H(z)}{1 + G \cdot H(z)}$$

$$H(z) = \frac{N(z)}{D(z)}$$

$$\rightarrow STF = \frac{G \cdot N(z)}{D(z) + G \cdot N(z)}$$

- Zeros of STF same as zeros of $H(z)$
- Poles of STF vary with G
- For G =small (no feedback) poles of the STF same as poles of $H(z)$
- For G =large, poles of STF move towards zeros of $H(z)$
- Draw root-locus: for G values for which poles move to LHP (s-plane) or inside unit circle (z-plane) \rightarrow system is stable


Modulator z-Plane Root-Locus



- As G_{eff} increases, poles of STF move from
 - poles of $H(z)$ ($G_{\text{eff}} = 0$) to
 - zeros of $H(z)$ ($G_{\text{eff}} = \infty$)
- Pole-locations inside unit-circle correspond to stable STF and NTF
- Need $G_{\text{eff}} > 0.45$ for stability

– Note: Final exam does NOT include Root Locus

Effective Quantizer Gain, G_{eff}



- Large inputs \rightarrow comparator input grows
- Output is fixed (± 1)
 - $\rightarrow G_{\text{eff}}$ drops
 - \rightarrow modulator unstable for large inputs
- Solution:
 - Limit input amplitude
 - Detect instability (long sequence of +1 or -1) and reset integrators
- Be ware that signals grow slowly for nearly stable systems \rightarrow use long simulations