S. Ross

CMOS LOGIC

Inside the CMOS inverter, no I_D current flows through transistors when input is logic 1 or logic 0, because

- the NMOS transistor is cutoff for logic 0 (0 V) input
- the PMOS transistor is cutoff for logic 1 (V_{DD}) input
- current through the "turned on" transistor has nowhere to go if next stage consists of transistor gates



EECS 40 Spring 2003 Lecture 22

$$V_{IN} = 0 V$$

- NMOS transistor cutoff (since V_{GS(N)} = V_{IN} = 0 V) "acts as open circuit"
- PMOS transistor "on" $(V_{GS(P)} = V_{IN} - V_{DD} = -V_{DD})$ but $I_{D(P)} = 0 A => V_{DS(P)} = 0 V$

$$I_{D(N)} (= -I_{D(P)})$$

 $V_{IN} = V_{DD}$

- PMOS transistor cutoff (V_{GS(P)} = V_{IN} - V_{DD} = 0 V) "acts as open circuit"
- NMOS transistor "on" $(V_{GS(N)} = V_{IN} = V_{DD})$ but $I_{D(N)} = 0 A \Rightarrow V_{DS(N)} = 0 V$ $I_{D(N)} (= -I_{D(P)})$ \downarrow \downarrow \downarrow \downarrow V_{OUT} V_{DD}

EECS 40 Spring 2003 Lecture 22

There is a simpler model for the behavior of transistors in a CMOS logic circuit, which applies when the input to the logic circuit is **fully logic 0** or **fully logic 1**.



We can use the model to quickly determine the **logical** operation of a CMOS circuit (but we cannot use it to find circuit currents or voltages that will occur for mid-range input voltages).

EECS 40 Spring 2003 Lecture 22

S. Ross

EECS 40 Spring 2003 Lecture 22

S. Ross

REVISIT CMOS INVERTER WITH SIMPLE LOGIC MODEL

Fill in the switch positions below...



EECS 40 Spring 2003 Lecture 22





В

--

NMOS.

Ś

Verify the logical operation of the CMOS NAND circuit:



PMOS₂

NMOS₂

S

۰F



V_{DD}



s

S





EECS 40 Spring 2003 Lecture 22

S. Ross



Verify the logical operation of the CMOS NOR circuit:





S. Ross

S. Ross

EECS 40 Spring 2003 Lecture 22

In our logic circuits, the NMOS transistor sources are conne	ected
to ground, and the PMOS sources are connected to V_{DD} .	

Notice that when NMOS transistors are "on" (when $V_{GSN} = V_{DD}$) V_{DSN} is shorted by switch, helping connect output to ground.

The NMOS transistor functions as a **pull-down** device; when active, it brings the output to 0 V.

When PMOS transistors are "on" (when $V_{GSP} = -V_{DD}$) V_{DSP} is shorted by switch, helping connect output to V_{DD} .

The PMOS transistor functions as a **pull-up** device; when active, it brings the output to V_{DD} .

EECS 40 Spring 2003 Lecture 22

LIMITATIONS OF SWITCH MODEL



In reality, the pull-up devices must have some V_{DS} voltage and current flow to bring the output high since natural capacitance must be charged.

Similarly, the pull-down devices must have some V_{DS} voltage and current flow to bring the output to ground since natural capacitance must be discharged.

This is GATE DELAY.

S. Ross

Suppose one needed to fully analyze the circuit for intermediate input voltages.

