S. Ross


EECS 40 Spring 2003 Lecture 24

Today we will

- Review charging of output capacitance (origin of gate delay)
- Calculate output capacitance
- Discuss fan-out
- Discuss "complementary" nature of CMOS

EECS 40 Spring 2003 Lecture 24

ORIGIN OF GATE DELAY



When the inputs A and B change such that the output F changes,

S. Ross

the output cannot change instantaneously; the output capacitance must be charged or discharged.


This is GATE DELAY.

S. Ross

EECS	S 40 Spring 2003 Lecture 24	S. Ross	EECS 40 Spring 2003 Lecture 24	s	. Ross
	REVIEW: PULL-DOWN DEVICES				
	 our logic circuits, the NMOS transistors have Gate terminal connected to V_{IN} Source terminal connected to ground directly, or through another NMOS 'his means When V_{IN} is high, NMOS transistors are "or help pull-down V_{OUT} to ground, by conducti to discharge the output capacitance. When V_{IN} is low, NMOS transistors are "off" 	ng current			
	as open circuits from source to drain.				
EECS	S 40 Spring 2003 Lecture 24	S. Ross	EECS 40 Spring 2003 Lecture 24	s	. Ross
	REVIEW: PULL-UP DEVICES				
In	our logic circuits, the PMOS transistors have				
	- Gate terminal connected to V_{IN}				
т	 Source terminal connected to V_{DD} directly, or through another PMOS This means 				
	 When V_{IN} is low, PMOS transistors are "on" help pull-up V_{OUT} to V_{DD}, by conducting curr charge the output capacitance. 	-			
	 When V_{IN} is high, PMOS transistors are "of act as open circuits from source to drain. 	f". They			

REVIEW: MODEL FOR GATE DELAY ANALYSIS

There is a model for the behavior of transistors in a CMOS logic circuit to analyze charging/discharging of the output capacitance.



EECS 40 Spring 2003 Lecture 24

S. Ross

S. Ross

CALCULATING OUTPUT CAPACITANCE

Two major sources of capacitance:

1. The transistor gates in the next stage

2. The metal connection to the next stage

Both can be computed using the parallel plate capacitor formula:

 $C = A \frac{k \epsilon_0}{d}$ A is the area of the plates, k is the dielectric constant of the insulator in between the plates, e_0 is the permittivity of free space, and d is the distance in between the plates. We denote $C_{OX} = \frac{k \epsilon_0}{d}$ since this is fixed by fabrication process.

EECS 40 Spring 2003 Lecture 24

CALCULATING OUTPUT CAPACITANCE

Each transistor gate terminal attached to the output contributes a gate capacitance

 $C_G = W \ L \ C_{OX}$

where W and L are the channel dimensions and C_{OX} is the capacitance of the gate per unit area (parameters from I_D vs. V_{DS}).

Each metal connection at the output contributes a capacitance also given by the parallel plate capacitor formula, but with different length, width, and capacitance per unit area.

$$C_{I} = W_{I} L_{I} \frac{k \epsilon_{0}}{d} = W_{I} L_{I} C_{OX(I)}$$


EECS 40 Spring 2003 Lecture 24


S. Ross



The purple color represents polysilicon, a conductor, which serves as the gate connection.

The gate is deposited early in the process, and polysilicon withstands the heat involved in the fabrication steps to follow. Notice the very thin oxide layer separating the gate from the substrate.









This cross-section shows the metal connection (aqua) between inverter transistors.

The metal is separated from the silicon substrate by a layer of o :ide insulator.


This is a source of output capacita ıce.





$\begin{array}{c} & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $	
EECS 40 Spring 2003 Lecture 24 S. Ross EXAMPLE	EECS 40 Spring 2003 Lecture 24 S. Ross
Use $V_{DD} = 5 V$ $V_{TH(N)} = -V_{TH(P)} = 1 V$ $C_{OX} = 5 \text{ fF}/\mu\text{m}^2 \text{ for both transistors}$ $L = 2 \mu\text{m for both transistors}$ $W = 2 \mu\text{m for both transistors}$ $\lambda = 0 \text{ for both transistors}$ $\mu_N = 50000 \text{ mm}^2 / (V \text{ s})$ $\mu_P = 25000 \text{ mm}^2 / (V \text{ s})$ $W_1 = 2 \mu\text{m}$ $L_1 = 200 \mu\text{m}$ $C_{OX(I)} = 0.1 \text{ fF}/\mu\text{m}^2$	






EECS 40 Spring 2003 Lecture 24	S. Ross	EECS 40 Spring 2003 Lecture 24	S. Ross
EXAMPLE			
C _G =			
C ₁ =			
C _{OUT} =			
t _P =			
EECS 40 Spring 2003 Lecture 24	S. Ross	EECS 40 Spring 2003 Lecture 24	S. Ross
EECS 40 Spring 2003 Lecture 24	S. Ross	EECS 40 Spring 2003 Lecture 24	S. Ross
	S. Ross	EECS 40 Spring 2003 Lecture 24	S. Ross
FAN-OUT		EECS 40 Spring 2003 Lecture 24	S. Ross
FAN-OUT Consider our previous example. Suppose that we connected N NAND gates to	o the output of	EECS 40 Spring 2003 Lecture 24	S. Ross
FAN-OUT Consider our previous example. Suppose that we connected N NAND gates to the inverter. Each NAND gate adds 4 more gate capacitat	o the output of	EECS 40 Spring 2003 Lecture 24	S. Ross
FAN-OUT Consider our previous example. Suppose that we connected N NAND gates to the inverter. Each NAND gate adds 4 more gate capacitate another interconnect capacitance.	o the output of	EECS 40 Spring 2003 Lecture 24	S.Ross

S. Ross

EECS 40 Spring 2003 Lecture 24

LOOKING AT CMOS CIRCUITS



One can often "see" the logical operation in a CMOS circuit by looking at either the top or bottom half of the circuit.


For example, looking at the top half of this circuit, we see that the output will be connected to V_{DD} (F is high) when:

(B OR C is low) AND A is low

$$F = (\overline{B} + \overline{C}) \overline{A}$$

EECS 40 Spring 2003 Lecture 24

LOOKING AT CMOS CIRCUITS



The bottom half of the circuit always results in the same equation as the top half, just rewritten via DeMorgan (that's why output is always defined).

Looking at the bottom half of this circuit, we see that the output will be connected to ground (F is low) when:

(B AND C are high) OR A is high

F = BC + A