S. Ross

S. Ross

EECS 40 Spring 2003 Lecture 28

Today...

Analyzing digital computation at a very low level!

- The Latch
- Pipelined Datapath
- Control Signals
- Concept of State

Time permitting, RC circuits (where we **intentionally** put in resistance and capacitance to serve a useful purpose!)

THE LATCH

• Relay

EECS 40 Spring 2003 Lecture 28

- Analog Counter
- Improved Integrator



When CLK is low, the lefthand transistors conduct.

 V_{OUT_INT} is charged to $\overline{V_{IN}}$.

When CLK is low, the righthand transistors are open.

 V_{OUT} remains the same; there is no charging path.





Signal propagates all the way through Includes our logic gates: NAND, NOT, etc. Sequential Element Prevents changes in output until signaled



S. Ross

To choose between	many operations,	use a multiplexer
instead of adding in	lots of individual g	jates.



Choose which input goes through by setting C_1 and C_0 . Example: $C_1 C_0 = 1 0$ would let A_2 through.

EECS 40 Spring 2003 Lecture 28

YOUR COMPUTER AT THE TRANSISTOR LEVEL

Now we know how to represent and analyze logic states, computation, and control signals down to transistor level detail.

This is the electronic basis of many other EE and CS courses.

Designing processors and state machines, whether at the transistor-by-transistor level or at a much higher level, is explored in further EECS courses.

What are some digital design issues that already appear to be important through our analysis?

S. Ross

EECS 40 Spring 2003 Lecture 28

EECS 40 Spring 2003 Lecture 28

RC ON PURPOSE

RC analysis isn't just for computing gate delay.

The integrator uses R and C to accomplish its task:



EECS 40 Spring 2003 Lecture 28



Start with button fully "up", capacitor fully charged.

S. Ross

The instant the button is pressed down, capacitor still has voltage—turns on coil magnet. Path from a to b stays connected until capacitor voltage decays enough to weaken magnet.

Switch springs back up.

THE RELAY

The relay holds the button down for a fixed amount of time. How long? Say $R_{coil} = 25 \text{ k}\Omega$, $R = 4 \text{ k}\Omega$, $V_s = 10 \text{ V}$, $C = 2 \mu \text{F}$. Magnet will release when coil voltage drops to 5 V.	
The question: how long does it take fully charged capacitor (10 V) in parallel with coil to discharge to 5 V?	
Answer:	
EECS 40 Spring 2003 Lecture 28 S. Ross	EECS 40 Spring 2003 Lecture 28
ANALOG COUNTER	
Let's design a circuit that increases V _{out} by 1 V every time a button is pressed.	
Storing voltage and adding to it over time -> integrator	
With the relay from the example, I can create a voltage pulse of duration 34.5 ms when a button is pressed.	
Each pulse can be fed to an integrator, to increment the output voltage by 1 V, by adding in the area under the pulse (scaled to make the increment 1 V).	
Each pulse can be fed to an integrator, to increment the output voltage by 1 V, by adding in the area under the pulse (scaled to make the increment 1 V). Say that the voltage input is 5 V. What is the area under each pulse?	
Each pulse can be fed to an integrator, to increment the output voltage by 1 V, by adding in the area under the pulse (scaled to make the increment 1 V). Say that the voltage input is 5 V. What is the area under each pulse? Answer:	

EECS 40 Spring 2003 Lecture 28

S. Ross

S. Ross





The area under each pulse is 0.1725 V s.

The scaling factor, 1/RC, should therefore be $(0.1725 \text{ V s})^{-1}$ to make the V_{out} increments equal to 1 V.

EECS 40 Spring 2003 Lecture 28

INTEGRATOR RESET

What if we want to restart the counting? What if we want to reset an integrator?

What part of the integrator "stores" information, and how do we "erase" it?

Answer: The capacitor-discharge it!



EECS 40 Spring 2003 Lecture 28