

**EECS 42 Introduction to Electronics for
Computer Science
Andrew R. Neureuther**

Lecture # 22 Latency, Clock Design, Memory

Handout of Wednesday Lecture.

- A) Timing Diagram for a Clocked Latch**
- B) Latency and Maximum Clock
Frequency**
- C) Use of Feedback to create Memory**

<http://inst.EECS.Berkeley.EDU/~ee42/>

Game Plan 04/21/03

Last Week: Logic Delay; resistor model, CMOS operation and delay

Monday 4/14/03:

- 2nd Midterm returned
- CMOS Latch and use in logic cascade


Wednesday 04/09/03:

- Clocked Latch and Timing Diagram
- Latency and Throughput
- Feedback in logic to produce memory

Next (13th) Week: Diodes and MOS Devices

Problem set #10 for 4/303: Logic Delay; Cascade; Latches and Clock frequency


Latch Work Best In Pairs




The first stage operates while the clock is low and inverts and amplifies the arriving signal and charges or discharges C_{L1} .

The second stage operates while the clock is high and inverts the signal on C_{L1} to charge or discharge C_{L2} and downstream logic gate inputs.

Example of Circuits to Integrate with Latches




Latch Implementation: Lumped




Copyright 2001, Regents of University of California

Latch Operation: Lumped





Copyright 2001, Regents of University of California

Latch Implementation: Pipelined



Copyright 2001, Regents of University of California


Latch Operation: Pipelined



Copyright 2001, Regents of University of California

Latch Timing Diagram

A1 = 0
B2 = 1
C2 = 0
B1
1 => 0




Latency 32 inverter delays

Throughput = $1/(20 \times 345\text{ps}) = 0.145 \text{ GHz}$

Copyright 2001, Regents of University of California

Clock Optimization: Pipelined



$$\tau_{\text{HIGH}} = \tau_{\text{L_EXT}} + \max(\tau_{\text{GATE1}}, \tau_{\text{GATE2}})$$

$$\tau_{\text{LOW}} = \tau_{\text{L_INT}}$$

Copyright 2001, Regents of University of California

Latency and Throughput

Latency L is the delay between the rising edge of the clock on L0 and the data being valid internally in the last latch.

$$\begin{aligned} L_{\text{LUMPED}} &= \tau_{L_EXT} + \tau_{\text{GATE1}} + \tau_{\text{GATE2}} + \tau_{L_INT} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 8\tau_{\text{INV}} \end{aligned}$$

$$\begin{aligned} L_{\text{PIPELINED}} &= \tau_{L_EXT} + \tau_{\text{GATE1}} + \tau_{L_INT} + \tau_{L_EXT} + \tau_{\text{GATE2}} + \tau_{L_INT} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 12\tau_{\text{INV}} \end{aligned}$$

Throughput T is the bits per second through the latches and is the maximum clock frequency.


$$\begin{aligned} P_{\text{LUMPED}} &= \tau_{L_EXT} + \tau_{\text{GATE1}} + \tau_{\text{GATE2}} + \tau_{L_INT} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 8\tau_{\text{INV}} \end{aligned}$$

$$F_{\text{LUMPED}} = 1/8(345\text{ps}) = 0.36 \text{ GHz}$$


$$\begin{aligned} P_{\text{PIPELINED}} &= \tau_{L_EXT} + \text{MAX}(\tau_{\text{GATE1}}, \tau_{\text{GATE2}}) + \tau_{L_INT} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 6\tau_{\text{INV}} \end{aligned}$$

$$F_{\text{PIPELINED}} = 1/6(345\text{ps}) = 0.48 \text{ GHz}$$

Homework 10.3




Feedback Can Provide Memory




Copyright 2001, Regents of University of California

Example of the Opposite State



Copyright 2001, Regents of University of California


Adding Memory Controls



Set-Reset Flip-Flop

Copyright 2001, Regents of University of California

Adding a Clock



Clocked S-R Flip-Flop

Copyright 2001, Regents of University of California