

Calbot Contest Monday 5/12



Jason Gatt and
Kevin Ha
“Best in
Show” in
Tutbot/Calbot
Contest F00

Copyright 2001, Regents of University of California

Lecture Review

Review of Basic Circuit Concepts

Sheila Ross

Circuit Analysis

Transients

Logic

Timing Diagrams

Dependent Sources and Op-Amps

Load Line and V_{OUT} vs V_{IN}

Diodes


MOS Operation

Copyright 2001, Regents of University of California

PULSE: Output is Rising exponential then Falling exponential

Lecture 7

Example: Switch rises at $t=0$, falls at $t = 0.1, 1$ or $10\mu\text{sec}$ (Do $1\mu\text{sec}$ case)



Now starting at $1\mu\text{sec}$ we are discharging the capacitor so the form is a falling exponential with initial value 3.16 V :


Solution: for $RC = 1\mu\text{sec}$:
during the first rise V obeys:

$$V = 5 \left[1 - e^{-\frac{t}{10^{-6}}} \right]$$

Thus at $t = 1\mu\text{sec}$, rising voltage reaches


$$5 \left[1 - e^{-1} \right] = 3.16\text{V}$$

What is equation?



EXAMPLE WITH BOTH SPECIAL CASES


Lecture 8



**How to Combine Gate to Produce a Desired Logic Function?
(More basic Logical Synthesis)**

Example:

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0



$$F = \overline{A} \overline{B} C + A B \overline{C}$$


**Logical Synthesis
Guided by DeMorgan's Theorem**

DeMorgan's Theorem :

$$A + B + C = \overline{[\overline{A} \overline{B} \overline{C}]} \quad \text{or} \quad \overline{A} + \overline{B} + \overline{C} = \overline{[A B C]}$$

Example of Using DeMorgan's Theorem:

$$F = A \bullet B + C \bullet D \bullet E = \overline{[\overline{A B} \bullet \overline{C D E}]}$$




Thus any sum of products expression can be immediately synthesized from NAND gates alone

Logical Synthesis of XOR

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0


$$F = A \cdot \bar{B} + \bar{A} \cdot B$$

We Need a Timing Diagram!



Copyright 2001, Regents of University of California

Timing Diagram for Delays in Logic




Copyright 2001, Regents of University of California

TIMING DIAGRAMS

Version Date 4/30/03

Show transitions of variables vs time



Version Date 4/30/03

The 4 Basic Linear Dependent Sources

Lecture 13

Constant of proportionality

Parameter being sensed





Output

Voltage-controlled voltage source ... $V = A_v V_{cd}$

Current-controlled voltage source ... $V = R_m I_c$

Current-controlled current source ... $I = A_i I_c$

Voltage-controlled current source ... $I = G_m V_{cd}$



EXAMPLE CIRCUIT: INCREASED OUTPUT RESISTANCE

Add resistor R_E

The input has been assumed to be shorted $v = 0$

Analysis: apply i_{TEST} and evaluate v_{TEST}

Unknowns: i_{TEST} , v_{TEST} , v_{IN} , v_E

Need 3 equations to find the ratio of i_{TEST} / v_{TEST}

$v_{IN} = -v_E$ and is **not zero!**

KCL at v_E


KVL at v_{OUT}

Intuitive Explanation: $G_m v_{IN}$ burps current which has to also go through R_O . This raises v_{TEST} and the output impedance v_{TEST}/i_{TEST}

Try a bag. It is even easier

Finish this in the homework

CASCADE OP-AMP CIRCUITS




How do you get started on finding V_0 ?

Hint: Identify Stages

Hint: I_{IN} does not affect V_{O1}

See the further examples of op-amp circuits in the reader


Composite Current Plot for the 42PD Circuit with 200kΩ Load to Ground



Copyright 2001, Regents of University of California

Voltage Transfer Function for the 42PD Logic Circuit w/wo Load

Lecture 15




Complete this VTC for the 42PD device in the Homework

Copyright 2001, Regents of University of California


Feedback Can Provide Memory

Lecture 19




DIODE I-V CHARACTERISTICS AND MODELS

The equation $I = I_0 \exp\left(\frac{qV}{kT} - 1\right)$ is graphed below for $I_0 = 10^{-15}$ A




The characteristic is described as a “rectifier” – that is, a device that permits current to pass in only one direction. (The hydraulic analog is a “check valve”.) Hence the symbol:




Simple “Perfect Rectifier” Model

If we can ignore the small forward-bias voltage drop of a diode, a simple effective model is the “perfect rectifier,” whose I-V characteristic is given below:




COOL THINGS A DIODE CAN DO (Use perfect rectifier model)



Physics of Current Flow, Resistance, Resistivity

Lecture 22



$E = V/L.$

$I = V/R$

$R = \rho L/A = (1/q \mu N) L/W t = (L/W) / \mu(qNt)$

But $q N t$ has the dimensions of charge per unit area and represents the charge per unit area in a film of thickness t when the film has N carriers/cm³ and is t units thick. Thus we call $q N t$ the “ Q ” and

$R = (L/W) / \mu Q = L/W R_{\square}$

Where R_{\square} is the resistance of a “square” of the film. Clearly if L is four times W , then $R = 4 R_{\square}$.

Relation of Current to Physical Parameters

$$I_D = \mu_n C_{ox} \left(\frac{W}{L} \right)_n (V_{GS} - V_T) \cdot V_{OUT-SAT-n}$$

Mobility of carriers \nearrow
 Oxide thickness \nearrow
 Geometrical Layout \nearrow
 Excess Gate drive \nearrow
 Voltage of scattering velocity limit \nearrow

$$\mu_n = 500 (cm^2 / Vs) \quad \mu_p = 150 (cm^2 / Vs)$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{(8.85 \times 10^{-14} F/cm)(3.9)}{6 \times 10^{-7} cm} = 5.75 \times 10^{-7} F/cm^2$$

$$V_{OUT-SAT-n} = E_{Crit} \cdot L = 10^4 (V/cm) \cdot 0.25 \times 10^{-4} cm = 0.25V$$