

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

EECS 42 Introduction to Electronics for Computer Science

Andrew R. Neureuther

Lecture # 27 Review For Final

Coverage and Emphasis Handout.

- A) Diodes with circuits and MOS Resistance
- B) Static NMOS and CMOS
- C) CMOS resistor model and Delay
- D) Worst Case Delay, Timing, Latches
- E) Op-Amps and Dependent Sources

<http://inst.EECS.Berkeley.EDU/~ee42/>

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

CASCADE OP-AMP CIRCUITS

How do you get started on finding V_0 ?

Hint: Identify Stages

Hint: I_N does not affect V_{O1}

See the further examples of op-amp circuits in the reader

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 7

PULSE: Output is Rising exponential then Falling exponential

Example: Switch rises at $t=0$, falls at $t = 0.1, 1$ or $10\mu\text{sec}$ (Do $1\mu\text{sec}$ case)

Now starting at $1\mu\text{sec}$ we are discharging the capacitor so the form is a falling exponential with initial value 3.16V :

Solution: for $RC = 1\mu\text{sec}$: during the first rise V obeys:

$$V = 5[1 - e^{-\frac{t}{10^{-6}}}]$$

Thus at $t = 1\mu\text{sec}$, rising voltage reaches

$$5[1 - e^{-1}] = 3.16\text{V}$$

What is equation?

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 20

EXAMPLE CIRCUIT: INCREASED INPUT RESISTANCE

Add resistor R_E

The output has been assumed to be shorted $v_{OUT} = 0$

Analysis: apply i_{TEST} and evaluate v_{TEST}

$$v_{IN} = R_{IN} i_{TEST} \quad v_{TEST} = R_{IN} i_{TEST} + v_E$$

Similar to the homework

KCL: $\frac{v_E}{R_E} + \frac{v_E}{R_0} - i_{TEST} - G_m R_{IN} i_{TEST} = 0$

Check for special case for R_0 infinite $\frac{v_{TEST}}{i_{TEST}} = R_{IN} + (1 + G_m R_{IN}) R_E$

Intuitive Explanation: R_E puts R_{IN} on a node whose voltage increases in response to current in R_{IN} .

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 8

EXAMPLE WITH BOTH SPECIAL CASES

$$I_1 - \frac{V_a}{R_1} - \frac{V_a}{R_2 + R_3} - \frac{V_a + V_2}{R_4} = 0$$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 12

TIMING DIAGRAMS

Show transitions of variables vs time

Note $\bar{\quad}$ becomes valid one gate delay after B switches

Note that $\bar{\quad}$ becomes valid two gate delays after B&C switch, because the invert function takes one delay and the NAND function a second.

No change at $t = 3\tau$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03

Lecture 23 DIODE I-V CHARACTERISTICS AND MODELS

The equation $I = I_0 \exp(\frac{qV}{kT} - 1)$ is graphed below for $I_0 = 10^{-15}$ A

Simple "Perfect Rectifier" Model

If we can ignore the small forward-bias voltage drop of a diode, a simple effective model is the "perfect rectifier," whose I-V characteristic is given below:

The characteristic is described as a "rectifier" – that is, a device that permits current to pass in only one direction. (The hydraulic analog is a "check valve".) Hence the symbol:

Reverse bias $I \approx 0$, any $V < 0$

Forward bias $V \approx 0$, any $I > 0$

A perfect rectifier

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03

Composite Current Plot for the 42PD Circuit with 200kΩ Load to Ground

Lecture 16

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03

Physics of Current Flow, Resistance, Resistivity

Lecture 24

$E = V/L$
 $I = V/R$
 $R = \rho L/A = (1/q \mu N) L/W t = (L/W) / (\mu q N t)$

Carrier mobility
 Carriers per unit volume

But $q N t$ has the dimensions of charge per unit area and represents the charge per unit area in a film of thickness t when the film has N carriers/cm³ and is t units thick. Thus we call $q N t$ the "Q" and

$R = (L/W) / \mu Q = L/W R_{\square}$

Where R_{\square} is the resistance of a "square" of the film. Clearly if L is four times W , then $R = 4 R_{\square}$.

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03

Voltage Transfer Function for the 42PD Logic Circuit w/o Load

Lecture 16

Complete this VTC for the 42PD device in the Homework

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03

Lecture 17 Saturation Current NMOS Model

Current I_{OUT} only flows when V_{IN} is larger than the threshold value V_{TD} and the current is proportional to V_{OUT} up to $V_{OUT-SAT-D}$ where it reaches the saturation current

$I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$

Note that we have added an extra parameter to distinguish between threshold (V_{TD}) and saturation ($V_{OUT-SAT-D}$).

Example:
 $k_D = 25 \mu A/V^2$ Use these values in the homework.
 $V_{TD} = 1V$
 $V_{OUT-SAT-D} = 1V$

$I_{OUT-SAT-PD} = 25 \frac{\mu A}{V^2} (3V - 1V) V = 50 \mu A$







Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03

Lecture 17 Transistor Inverter Example

It may be simpler to just think of PMOS and NMOS transistors instead of a general 3 terminal pull-up or pull-down devices or networks.

Copyright 2001, Regents of University of California



EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 20 **Logic Gate Cascade**

To avoid large resistance due to many gates in series, logic functions with 4 or more inputs are usually made from cascading two or more 2-4 input blocks.

$B2 = V_{OUT1}$

The four independent input are A1, B1, A2 and C2.

A2 high discharges gate 2 without even waiting for the output of gate 1.

C2 high and A2 low makes gate 2 wait for Gate 1 output

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 22 **Latch Timing Diagram** $A1 = 0$ $B1 = 1$ $C2 = 0$ $1 \Rightarrow 0$

Latency 32 inverter delays

Throughput = $1/(20 \times 345\text{ps}) = 0.145 \text{ GHz}$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 21 **Latch Work Best In Pairs**

The first stage operates while the clock is low and inverts and amplifies the arriving signal and charges or discharges C_{L1} .

The second stage operates while the clock is high and inverts the signal on C_{L1} to charge or discharge C_{L2} and downstream logic gate inputs.

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 22 **Latency and Throughput**

Latency L is the delay between the rising edge of the clock on L_0 and the data being valid internally in the last latch.

$$L_{LUMPED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L_INT} = 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV}$$

$$L_{PIPELINED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{L_INT} + \tau_{L_EXT} + \tau_{GATE2} + \tau_{L_INT} = 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 12\tau_{INV}$$

Throughput T is the bits per second through the latches and is the maximum clock frequency.

$$P_{LUMPED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L_INT} = 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV}$$

$$F_{LUMPED} = 1/8(345\text{ps}) = 0.36 \text{ GHz}$$

$$P_{PIPELINED} = \tau_{L_EXT} + \text{MAX}(\tau_{GATE1}, \tau_{GATE2}) + \tau_{L_INT} = 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 6\tau_{INV}$$

$$F_{PIPELINED} = 1/6(345\text{ps}) = 0.48 \text{ GHz}$$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 22 **Latch Operation: Pipelined**

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther
Version Date 5/10/03

Lecture 25: on blackboard **Limitations of Power Consumption**

- The resistive load of NMOS results in D.C. current and hence static power consumption given by the product of current times voltage.
- CMOS avoids this static loss as the pull-up device shuts off the current completely.
- CMOS still suffers a.c. power consumption that is proportional to the switching frequency.
- The energy expended per cycle of in charging and discharging can never be less than CV^2

Copyright 2001, Regents of University of California