

University of California at Berkeley  
 College of Engineering  
 Department of Electrical Engineering and Computer Sciences

EECS151/251A  
 Fall 2015

V. Stojanovic, J. Wawrzynek  
 10/13/15

**Midterm Exam**


Name: \_\_\_\_\_

ID number: \_\_\_\_\_

Class (EECS151 or EECS251A): \_\_\_\_\_

This is a *closed-book* exam, but you are allowed a single sheet of notes. No calculators, phones, pads, or laptops. Each question is marked with its number of points (one point per expected minute of time), in the form “[EECS151 points / EECS251A points]” Start by answering the easier questions then move on to the more difficult ones. You can tear off the spare pages at the end of the booklet and/or use the backs of the pages to work out your answers. Neatly copy your answer to the allocated places. **Neatness counts.** We will deduct points if we need to work hard to understand your answer.

For all relevant problems, assume the following transistor switch model:



Put your name and SID on each page.

problem	151 max	251A max	score
1	10pts	14pts	
2	7pts	7pts	
3	8pts	12pts	
4	6pts	10pts	
5	9pts	9pts	
6	7pts	11pts	
7	10pts	10pts	
8	10pts	15pts	
Total	67pts	88pts	

1. [10pts/14pts] Combinational Logic Design.

Consider the design of the combinational logic block that takes as input a 3-bit two's-complement integer,  $X$ , and produces as output another 3-bit two's-complement integer representing the *absolute value of  $X$* . Assume that the input integer is in the range of  $-3 \leq X \leq 3$ .

- (a) [4pts] In the space below draw the truth-table that represents the values of the output signals,  $y_2$  (the most significant bit),  $y_1$ , and  $y_0$  (the least significant bit) as a function of the inputs  $x_2, x_1, x_0$ . Beneath your truth table, write the sum-of-products canonical form for the output signals.

- (b) [6pts] In the space below use K-maps to derive minimized sum-of-product forms for the output signals.

- (c) [4pts] **For 251A students only:** Starting from the canonical forms use algebraic manipulation to find the optimized logic equations.

2. [7pts/7pts] Logic Gates.

For the combinational logic function:

$$y = (\overline{x_7} + \overline{x_6} + \overline{x_5} + \overline{x_4})(\overline{x_3} + \overline{x_2} + \overline{x_1} + \overline{x_0}),$$

draw a minimal gate-level diagram for  $y$  as a function of  $x_7, x_6, x_5, x_4, x_3, x_2, x_1,$  and  $x_0$  using only inverters and 2-input NANDs and NORs.

3. [8pts/12pts] FSMs.

Below is the Verilog description of a bit-serial adder. The circuit adds 2 integers,  $A$  and  $B$ , generating one bit of the sum per clock cycle by taking one bit from each of the integers (least significant bit first). An add operation concludes when the  $rst$  signal is asserted on the same clock cycle as the most significant bit of the inputs.

```
module BSAdd (clk, rst, a, b, s);
  input clk, rst,
  input a, b;
  output s;

  reg s, c;
  wire nc, ns;

  always @ (posedge clk)
    begin
      s <= ns;
      if (rst) c <= 1b'0; else c <= nc;
    end

  assign {nc, ns} = a + b + c;

endmodule
```

In the space below draw the state-transition-diagram for a finite state machine that matches the behavior of the above circuit.

[4pts] **For 251A students only:** Draw the circuit diagram matching the Verilog description using flip-flops and simple logic gates.


4. [6pts/10pts] CMOS logic.

Draw the single, complex gate, transistor level CMOS representation of the following functions. Size the transistors in each stage for equal worst-case pull-up and pull-down strength (i.e.  $R_{eq,pu} = R_{eq,pd}$ ) to be the same as those of the reference inverter with equal pull-down and pull-up strength ( $W_p = 2W_n$ ). Label the sizes in units of  $W_n$  on each schematic.

(a) [3pts]  $F_1 = \overline{AB + C}$ .

(b) [3pts]  $F_2 = \bar{A} + \bar{B}\bar{C}$ .

- (c) [4pts] **For 251A students only:** Which 2-input Boolean logic function does the circuit below represent? Make sure to simplify the Boolean expression to the Boolean function you can recognize.







5. [9pts/9pts] Gate Sizing and Logical Effort.

Calculate the Logical Effort ( $LE$ ) for each input (worst-case pull-down and pull-up path - e.g.  $LE_{A,pup}$ ,  $LE_{A,pdn}$ ) of the following gates: Assume that in this technology PMOS has twice worse mobility than NMOS (i.e. for  $W_p = W_n$ ,  $R_p = 2R_n$ ).

(a) [4pts]




(b) [5pts]




6. [7pts/11pts] Voltage Transfer Characteristics (VTCs).

The technology has the following parameters:  $V_{th,N} = 0.2V$  and  $|V_{th,P}| = 0.3V$ ,  $R_n = 2k\Omega * \mu m$ ,  $R_p = 3k\Omega * \mu m$  at  $V_{dd} = 1V$ . Draw the voltage transfer characteristic ( $V_{out}$  vs  $V_A$ ) of the gates below with  $W_p = W_n = 1\mu m$ .


- (a) [4pts] Draw the VTC and determine  $V_{OL}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{IH}$  and noise margins  $NM_H$  and  $NM_L$ .



- (b) [3pts]




(c) [4pts] **For 251A students only:** Assume that  $V_{\bar{A}} = V_{dd} - V_A$ .




7. [10pts/10pts] Gates and Wires.

- (a) [4pts] Calculate the optimal number of inserted inverter stages and the delay normalized to the intrinsic inverter delay  $t_{p0}$  for the following problem (assume  $\gamma = 1$ ):




- (b) [6pts] In the circuit below calculate the optimal size of the middle inverter (x) for minimum total delay:



8. [10pts/15pts] Sizing the Logic Path.

For the circuit drawn below determine:



- (a) [2pts] Mark the critical path in the circuit.
- (b) [3pts] Calculate the path logical effort for the critical path in this circuit.

- (c) [5pts] Size the gates for minimum delay ignoring wires and mark the value of the input capacitance of each gate. The first gate in the critical path has input capacitance  $C_{in}$ , and the load capacitance at the output is  $C_L = \frac{125}{3}C_{in}$ .

- (d) [5pts] **For 251A students only:** Using the sizes from your previous answer, a wire capacitance of  $C_{wire} = \frac{5}{2}C_{in}$  is inserted between each gate. Assuming  $\gamma = 1$ , what is the delay through the critical path normalized to the intrinsic inverter delay  $t_{p0}$ ?

Spare page. *Will not be graded.*

Spare page. *Will not be graded.*



Spare page. *Will not be graded.*

Spare page. *Will not be graded.*

Spare page. *Will not be graded.*

Monday 12<sup>th</sup> October, 2015 07:36