

#### EECS 151/251A Fall 2017 Digital Design and Integrated Circuits

Instructor: John Wawrzynek and Nicholas Weaver

Lecture 13

# **Project Introduction**

- You will design and optimize a RISC-V processor
- Phase 1: Design a processor that is functional and demonstrate
- □ Phase 2:
  - ASIC Lab Improve performance using accelerator
  - FPGA Lab Add streaming input-output accerelation

# EECS151/251A Project



- Executes most commonly used RISC-V instructions (http://riscv.org).
- Lightly Pipelined (high performance) implementation.
- FPGA Focus: add I/O functions and optimize.
- ASIC Focus: Adding accelerators.

# Outline



Processor Introduction
 MIPS CPU implementation
 Pipelining for Performance
 3-Stage Pipeline

#### Check Harris & Harris – Chapter 6



### Processor Introduction

# The Purpose of This Lecture...

- To Speed Run 1.5 weeks of 61C in preparation for the project
  - Since the project is you need to build a RISC-V processor
- To include the differences between RISC-V and MIPS

# **RISC-V vs MIPS**

All RISC processors are effectively the same except for one or two design decisions that "seemed like a good idea at the time"

□ MIPS 'seems like a good idea':

The branch delay slot: Always execute the instruction after a branch or jump whether or not the branch or jump is taken

□ RISC-V...

Nothing yet, but the immediate encoding can be hard to explain to people

□ Lecture are MIPS (match book), project is RISC-V

# **Real Differences**

Different register naming conventions & calling conventions
 \$4 vs x4, \$s0 vs s0, etc...

Instruction encodings and encoding formats

□ 3 encodings vs 6

□ all-0 is a noop in MIPS but invalid in RISC-V

□ all RISC-V immediates are sign extended

RISC-V doesn't support "trap on overflow" signed math

Instruction alignment

RISC-V only requires 2-byte alignment for instructions when including an optional 16b instruction encoding

RISC-V also supports some 48b and 64b instructions in extensions

Instructions

□ RISC-V has dedicated "compare 2 registers & branch" operation

□ RISC-V doesn't have j or jr, just jal and jalr:

Write to x0 to eliminate the side effect

### **Abstraction Layers**



- Architecture: the programmer's view of the computer
  - Defined by instructions (operations) and operand locations
- Microarchitecture: how to implement an architecture in hardware (covered in great detail later)
- The microarchitecture is built out of "logic" circuits and memory elements (this semester).
- All logic circuits and memory elements are implemented in the physical world with transistors.
- This semester we will implement our projects using circuits on FPGAs (field programmable gate arrays) or standard-cell ASIC design.

### **Interpreting Machine Code**

- Start with opcode
- Opcode tells how to parse the remaining bits
- If opcode is all 0's
  - R-type instruction
  - Function bits tell what instruction it is
- Otherwise
  - opcode tells what instruction it is



A processor is a machine code interpreter build in hardware!

# **Processor Microarchitecture Introduction**

<u>Microarchitecture</u>: how to implement an architecture in hardware

Good examples of how to put principles of digital design to practice.

Introduction to eecs151/251a final project.



### **MIPS Microarchitecture Oganization**

#### Datapath + Controller + External Memory



### How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA) ⇒ datapath requirements
  - meaning of each instruction is given by the *data transfers (register transfers)*
  - datapath must include storage element for ISA registers
  - datapath must support each data transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. <u>Assemble</u> datapath meeting requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the data transfer.
- 5. Assemble the control logic.



#### MIPS CPU Implementation - Datapath

# **Review: The MIPS Instruction Formats**



The different fields are:

op: operation ("opcode") of the instruction

rs, rt, rd: the source and destination register specifiers shamt: shift amount

funct: selects the variant of the operation in the "op" field address / immediate: address offset or immediate value target address: target address of jump instruction

## **Subset for Lecture**

<pre>add, sub, or, s • addu rd,rs,rt • subu rd,rs,rt</pre>	lt 31	26 <b>op</b> 6 bits	21 <b>rs</b> 5 bits	16 <b>rt</b> 5 bits	11 <b>rd</b> 5 bits	6 <b>shamt</b> 5 bits	0 <b>funct</b> 6 bits
<pre>lw, SW • lw rt,rs,imm16 • sw rt,rs,imm16</pre>	31	26 <b>op</b> 6 bits	21 <b>rs</b> 5 bits	16 <b>rt</b> 5 bits	iı	<mark>nmediate</mark> 16 bits	0
<pre>beq •beq rs,rt,imm16</pre>	31	26 <b>op</b> 6 bits	21 <b>rs</b> 5 bits	16 <b>rt</b> 5 bits	iı	<mark>nmediate</mark> 16 bits	0

## **Register Transfer Descriptions**

#### All start with instruction fetch:

{ <i>o</i> p	,	rs	/	rt	,	rd , shamt	, funa	ct} $\leftarrow$	IMEM[	PC	]	OR
{op	,	rs	,	rt	,	Imm16} $\leftarrow$	IMEM[	PC ]		THE	EN	

#### inst Register Transfers

- add  $R[rd] \leftarrow R[rs] + R[rt], \qquad PC \leftarrow PC + 4;$
- $sub \qquad R[rd] \leftarrow R[rs] R[rt], \qquad PC \leftarrow PC + 4;$
- or  $R[rd] \leftarrow R[rs] \mid R[rt],$   $PC \leftarrow PC + 4;$
- slt  $R[rd] \leftarrow (R[rs] < R[rt]) ? 1 : 0, PC \leftarrow PC + 4;$
- $\begin{array}{ll} lw & R[rt] \leftarrow DMEM[ R[rs] + sign_ext(Imm16)], \\ PC \leftarrow PC + 4; \end{array}$

sw  $DMEM[R[rs] + sign\_ext(Imm16)] \leftarrow R[rt], PC \leftarrow PC + 4;$ 

beq if (
$$R[rs] == R[rt]$$
) then  
 $PC \leftarrow PC + 4 + \{sign\_ext(Imm16), 00\}$   
else  $PC \leftarrow PC + 4;$ 

### **Microarchitecture**

#### Multiple implementations for a single architecture:

- Single-cycle
  - Each instruction executes in a single clock cycle.
- Multicycle
  - Each instruction is broken up into a series of shorter steps with one step per clock cycle.
- Pipelined (variant on "multicycle")
  - Each instruction is broken up into a series of steps with one step per clock cycle
  - Multiple instructions execute at once by overlapping in time.
- Superscalar
  - Multiple functional units to execute multiple instructions at the same time
- Out of order...
  - Hey, who says we have to follow the program exactly....



- Single Cycle CPU: All stages of an instruction are completed within one *long* clock cycle.
  - The clock cycle is made sufficient long to allow each instruction to complete all stages without interruption and within one cycle.





# Multiple-cycle CPU: Only one stage of instruction per clock cycle.

- The clock is made as long as the slowest stage.



Several significant advantages over single cycle execution: Unused stages in a particular instruction can be skipped OR instructions can be pipelined (overlapped).

### **MIPS State Elements**

State encodes everything about the execution status of a processor:

- PC register
- 32 registers
- Memory



Note: for these state elements, clock is used for write but not for read (asynchronous read, synchronous write).

### Single-Cycle Datapath: 1w fetch

□ First consider executing **lw** 

#### $R[rt] \leftarrow DMEM[R[rs] + sign\_ext(Imm16)]$

#### **STEP 1:** Fetch instruction





Single-Cycle Datapath: 1w register read

#### $R[rt] \leftarrow DMEM[R[rs] + sign\_ext(Imm16)]$

#### STEP 2: Read source operands from register file





### Single-Cycle Datapath: 1w immediate

#### $R[rt] \leftarrow DMEM[R[rs] + sign\_ext(Imm16)]$

#### STEP 3: Sign-extend the immediate



#### Single-Cycle Datapath: 1w address

 $R[rt] \leftarrow DMEM[R[rs] + sign\_ext(Imm16)]$ 

#### **STEP 4:** Compute the memory address



### Single-Cycle Datapath: 1w memory read

#### $R[rt] \leftarrow DMEM[R[rs] + sign\_ext(Imm16)]$

# **STEP 5:** Read data from memory and write it back to register file



# Single-Cycle Datapath: 1w PC increment

#### **STEP 6:** Determine the address of the next instruction

RegWrite ALUGentrol,... 010 CLK CLK CLK WE Zero SrcA. PC, PC A1 Instr ALUResult ReadData Instruction A2 RD2 -Src6 Data Memory 22:16 Memory WD3 Register File PCPlus4 SignImm Sign Extend Result

 $PC \leftarrow PC + 4$ 

### Single-Cycle Datapath: sw

 $DMEM[R[rs] + sign\_ext(Imm16)] \leftarrow R[rt]$ 

#### □ Write data in rt to memory



### Single-Cycle Datapath: R-type instructions

Read from rs and rt
Write *ALUResult* to register file
Write to rd (instead of rt)



 $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ 

#### Single-Cycle Datapath: beq

*if* (*R*[*rs*] == *R*[*rt*]) *then PC* ← *PC* + 4 + {*sign\_ext*(*Imm16*), 00}
□ Determine whether values in *rs* and *rt* are equal
□ Calculate branch target address: BTA = (sign-extended immediate << 2) + (PC+4)</li>



### **Complete Single-Cycle Processor**





### MIPs Processor Implementation - Control

# **ALU Control**



<b>F</b> <sub>2:0</sub>	Function
000	A & B
001	A B
010	A + B
011	not used
100	A & ~B
101	A   ~B
110	A - B
111	SLT

# **Control Unit**



# Control Unit: ALU Decoder

	AL	U <b>Op</b> <sub>1:0</sub>	Meaning		
	00		Add		
	01		Subtract		
	10		Look at F	unct	
	11		Not Used		
ALUO	թ <sub>1:0</sub>	Funct		ALUC	ontrol <sub>2:0</sub>
00		XXXXXX	X	010 (Ad	dd)
X1		XXXXXX	X	110 (Su	ubtract)
1X		100000	(add)	010 (Ad	dd)
1X		100010	(sub)	110 (Su	ubtract)
1X		100100	(and)	000 (Ar	nd)
1X		100101	(or)	001 (O	r)
1X		101010	<b>(</b> slt <b>)</b>	111 (SL	.T)

### **Control Unit: Main Decoder**

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000							
lw	100011							
SW	101011							
beq	000100							



36

### **Control Unit: Main Decoder**

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01



# Single-Cycle Datapath Example: or



Extended Functionality: addi

• No change to datapath



# Control Unit: addi

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000							

# Control Unit: addi

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00

# Extended Functionality: j



# **Control Unit: Main Decoder**

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	Х	1	0	1	X	00	0
beq	000100	0	Х	0	1	0	X	01	0
j	000100								

# **Control Unit: Main Decoder**

Instructio n	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>	Jump
R-type	0	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	0	0
sw	101011	0	Х	1	0	1	Х	0	0
beq	100	0	Х	0	1	0	Х	1	0
j	100	0	Χ	Χ	X	0	X	XX	1

# **Reminder on Don't Cares (X)**

- You can use don't cares on any signal that doesn't change state
  - Gives the synthesis tool freedom, at the cost of potential bugs if you mess up
- You *must never* specify don't care on signals which cause side effects
   Otherwise the tool *will* cause unintended writes

# **A Verilog Convention**

Control logic works really well as a case statement...

```
always @* begin
    op = instr[26:31];
    imm = instr[15:0]; ...
    reg_dst = 1'bx; // Don't care
    reg_write = 1'b0; // Do care, side effecting
    ...
    case (op)
        6'b000000: begin reg_write = 1; ... end
    ...
```



## **Processor Pipelining**

Review: Processor Performance (The Iron Law)

**Program Execution Time** 

- = (# instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T<sub>C</sub>

### **Single-Cycle Performance**

• T<sub>c</sub> is limited by the critical path (1w)



## Single-Cycle Performance

- Single-cycle critical path:  $T_{c} = t_{q_{PC}} + t_{mem} + max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$
- In most implementations, limiting paths are: – memory, ALU, register file.
  - $-T_{c} = t_{q\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$

# **Pipelined MIPS Processor**

- Temporal parallelism
- Divide single-cycle processor into 5 stages:
  - Fetch
  - Decode
  - Execute
  - Memory
  - Writeback
- Add pipeline registers between stages

# **Single-Cycle vs. Pipelined Performance**

#### Single-Cycle

	0	100	200	300	400	500	600	700	800	900	1000	1100	1200	1300	1400	1500	1600	1700	1800	1900
Ins	tr [					1		1			1	1	1	1		1	1	1	Tie	no (no)
1		Fetc Instruc	h tion	Deco Read R	de Veg	Execute ALU	:	Merno Read / V	ory Mirite	Write Reg										ne (pa)
2											F Inst	etch ruction	D: Re	ecode ad Reg	Exe Al	cute .U	Me Read	emory d / Writ	e Ri	rite eg
ł	1																			

#### Pipelined



## **Single-Cycle and Pipelined Datapath**



### **Corrected Pipelined Datapath**

• WriteReg must arrive at the same time as Result







Same control unit as single-cycle processor

Control delayed to proper pipeline stage

# **Pipeline Hazards**

- Occurs when an instruction depends on results from previous instruction that hasn't completed.
- □ Types of hazards:
  - Data hazard: register value not written back to register file yet
  - Control hazard: next instruction not decided yet (caused by branches)

### **Processor Pipelining**

### Deeper pipeline example.

#### IF1 IF2 ID X1 X2 M1 M2 WB IF1 IF2 ID X1 X2 M1 M2 WB

Deeper pipelines => less logic per stage => high clock rate.

#### But

Deeper pipelines\* => more hazards => more cost and/or higher CPI.

Cycles per instruction might go up because of unresolvable hazards.

#### *Remember, Performance = # instructions X Frequency<sub>clk</sub> / CPI*

\*Many designs included pipelines as long as 7, 10 and even 20 stages (like in the <u>Intel Pentium 4</u>). The later "Prescott" and "Cedar Mill" Pentium 4 cores (and their <u>Pentium D</u> derivatives) had a 31-stage pipeline.

How about shorter pipelines ... Less cost, less performance



### **3-Stage Pipeline**

**3-Stage Pipeline (used for project)** 

The blocks in the datapath with the greatest delay are: IMEM, ALU, and DMEM. Allocate one pipeline stage to each:



Use ALU to compute result, memory registers for branch. register file write.

Χ

Access data memory or I/O device for load or store. address, or compare Allow for setup time for

Μ

Most details you will need to work out for yourself. Some details to follow ... In particular, let's look at hazards.



Data Hazard



Selectively forward ALU result back to input of ALU.



 Need to add mux at input to ALU, add control logic to sense when to activate. Check book for details.

### 3-stage Pipeline

### Load Hazard



The fix: Delay the dependent instruction by one cycle to allow the load to complete, send the result of load directly to the ALU.

lw \$5, offset(\$4)	Ι	X	M		
add \$7, \$6, \$5		1	пор	пор	
add \$7, \$6, \$5			1	X	М



### **Control Hazard**



Several Possibilities:\*

The fix: 1. Always delay fetch of instruction after branch

- 2. Assume branch "not taken", continue with instruction at PC+4, and correct later if wrong.
- 3. Predict branch taken or not based on history (state) and correct later if wrong.
- 1. Simple, but all branches now take 2 cycles (lowers performance)
- 2. Simple, only some branches take 2 cycles (better performance)
- 3. Complex, very few branches take 2 cycles (best performance)
- \* MIPS defines "branch delay slot", RISC-V doesn't

#### Predict "not taken"

### **Control Hazard**

Branch address ready at end of X stage:

- If branch "not taken", do nothing.
- If branch "taken", then kill instruction in I stage (about to enter X stage) and fetch at new target address (PC)

<u>bneq</u>	\$1, \$1, L1	I	Χ	Μ		
add	\$5, \$3, \$4		I	X	Μ	
add	\$6, \$1, \$2			I	X	Μ
L1: sub	\$7, \$6, \$5				I	X
<u>beq</u>	\$1, \$1, L1	I I	X	Μ		
add	\$5, \$3, \$4		I	nop	nop	
L1: sub	<b>5</b> \$7, \$6, \$5			1	X	Μ

EECS151 Project CPU Pipelining Summary



#### □ Pipeline rules:

- Writes/reads to/from DMem are clocked on the leading edge of the clock in the "M" stage
- Writes to RegFile use trailing edge of the clock of "M" stage
  - reg-file writes are 180 degrees out of phase
- Instruction Decode and Register File access is up to you.
- Branch: predict "not-taken"
- □ Load: 1 cycle delay/stall
- Bypass ALU for data hazards
- □ More details in upcoming spec