

EECS 151/251A Spring 2018 Digital Design and Integrated Circuits

Instructors: Weaver & Wawrzynek

Lecture 4

Administrativia



Verilog Assignment Types


Verilog – So Far

- □ Two types of description:
 - Structural: design as a composition of blocks (also called a netlist)
 - Maps directly into hardware
 - Behavioral: design as a set of equations
 - Requires "compiler" (synthesis tool) to generate hardware

Example - Ripple Adder

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci | a&b | b&cin;
```



a2 b2

a1 b1

a3 b3

endmodule

```
module Adder(A, B, R);
input [3:0] A;
input [3:0] B;
output [4:0] R;

wire c1, c2, c3;
FullAdder
add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1), .r(R[0])),
add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
endmodule
```

a0 b0

FΑ

r0

Non-continuous Assignments

A bit strange from a hardware specification point of view. Shows off Verilog roots as a simulation language.

"always" block example:

```
module and or gate (out, in1, in2, in3);
  input
          in1, in2, in3;
  output
            out;
                        "reg" type declaration. Not really a register
 reg
         out;
                         in this case. Just a Verilog idiosyncrasy.
 always @(in1 or in2 or in3)|begin
      out = (in1 & in2) | in3;
                                          "sensitivity" list, triggers
 end
               ` keyword
                                          the action in the body.
endmodule
                           brackets multiple statements (not
                              necessary in this example.
Isn't this just: assign out = (in1 & in2) | in3;?
                                        Why bother?
```

Always Blocks

Always blocks give us some constructs that are impossible or awkward in continuous assignments.

case statement example:

```
module mux4 (in0, in1, in2, in3, select, out);
   input in0,in1,in2,in3;
   input [1:0] select;
   output out;
              out;
   reg
  always @ (in0 in1 in2 in3 select)
      case (select)
       ----- 2'b00: out=in0;
                                       The statement(s) corresponding
 keyword 2'b01: out=in1;
                                       to whichever constant matches
             2'b10: out=in2;
                                           "select" get applied.
             2'b11: out=in3;
      endcase
endmodule // mux4
```

Couldn't we just do this with nested "if"s?

Always Blocks

Nested if-else example:

```
module mux4 (in0, in1, in2, in3, select, out);
  input in0,in1,in2,in3;
  input [1:0] select;
  output out;
  reg out;

always @ (in0 in1 in2 in3 select)
    if (select == 2'b00) out=in0;
    else if (select == 2'b01) out=in1;
        else if (select == 2'b10) out=in2;
        else out=in3;
endmodule // mux4
```

Nested if structure leads to "priority logic" structure, with different delays for different inputs (in 3 to out delay > than in 0 to out delay). Case version treats all inputs the same.

Review - Ripple Adder Example

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci + a&b + b&cin;
endmodule

module Adder(A, B, R);

a b ci

FA

FA

FA

assign r = a ^ b ^ ci;
  assign co = a&ci + a&b + b&cin;

endmodule
```

```
a0 b0
module Adder(A, B, R);
  input [3:0] A;
  input [3:0] B;
                             FΑ
                                      FΑ
                                               FΑ
                                                        FΑ
  output [4:0] R;
  wire c1, c2, c3;
  FullAdder
  add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1),
                                                .r(R[0])),
  add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
  add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
  add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
endmodule
```

Example - Ripple Adder Generator

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing.

Declare a parameter with default value.

```
module Adder (A, B, R); Note: this is not a port. Acts like a "synthesis-time" constant.
  input [N-1:0] A; -
                      ----- Replace all occurrences of "4" with "N".
  input [N-1:0] B;
  output [N:0] R;
                       variable exists only in the specification - not in the final circuit.
  wire [N:0] C;
                             Keyword that denotes synthesis-time operations
  genvar i;
                                For-loop creates instances (with unique names)
 generate
    for (i=0; i<N; i=i+1) begin:bit
      FullAdder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));
   end
  endgenerate
                                  Adder adder4 ( ... );
  assign C[0] = 1'b0;
                                                            Overwrite parameter
  assign R[N] = C[N];
                                  Adder #(.N(64))
                                                             N at instantiation.
endmodule
                                  adder64 ( ... );
```

More on Generate Loop

Permits variable declarations, modules, user defined primitives, gate primitives, continuous assignments, initial blocks and always blocks to be instantiated multiple times using a for-loop.

```
// Gray-code to binary-code converter
module gray2bin1 (bin, gray);
                                                 variable exists only in
    parameter SIZE = 8;
                                                the specification - not in
    output [SIZE-1:0] bin;
                                                    the final circuit.
    input [SIZE-1:0] gray;
                                                Keywords that denotes
   | genvar i; |
                                              synthesis-time operations
   generate for (i=0; i<SIZE; i=i+1) begin:bit
                                                      For-loop creates instances
      assign bin[i] = ^gray[SIZE-1:i];
                                                           of assignments
    end endgenerate \
                                                      Loop must have constant
  endmodūtē -
                                                               bounds
```

generate if-else-if based on an expression that is deterministic at the time the design is synthesized.


generate case: selecting case expression must be deterministic at the time the design is synthesized.

11

Defining Processor ALU in 5 mins

- Modularity is essential to the success of large designs
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (« and »), etc.

Example: A 32-bit ALU



Function Table

F2	F1	F0	Function
0	0	0	A + B
0	0	1	A + 1
0	1	0	A - B
0	1	1	A - 1
1	0	X	A * B

Module Definitions

```
2-to-1 MUX
     module mux32two(i0,i1,sel,out);
     input [31:0] i0,i1;
     input sel;
     output [31:0] out;
     assign out = sel ? i1 : i0;
     endmodule
32-bit Adder module add32(i0,i1,sum);
input [31:0] i0,i1;
output [31:0] sum:
assign sum = i0 + i1;
endmodule
                        32-bit Subtracter
                    module sub32(i0,i1,diff);
                    input [31:0] i0,i1;
                    output [31:0] diff;
                    assign diff = i0 - i1;
                    endmodule
```

3-to-1 MUX

```
module mux32three(i0,i1,i2,sel,out);
input [31:0] i0,i1,i2;
input [1:0] sel;
output [31:0] out;
reg [31:0] out;

always @ (i0 or i1 or i2 or sel)
begin
case (sel)
2'b00: out = i0;
2'b01: out = i1;
2'b10: out = i2;
default: out = 32'bx;
endcase
end
endmodule
```

16-bit Multiplier

```
module mul16(i0,i1,prod);

input [15:0] i0,i1;
output [31:0] prod;

// this is a magnitude multiplier
// signed arithmetic later
assign prod = i0 * i1;
```

Top-Level ALU Declaration

(unique)

instance

names

module

names

```
Given submodules:
                                                                            A[31:0]
                                                                                         B[31:0]
      module mux32two(i0,i1,sel,out);
      module mux32three(i0,i1,i2,sel,out);
                                                                            32'd1
                                                                                       32'd1
      module add32(i0,i1,sum);
                                                                                                     F[0]
                                                                          0 1
      module sub32(i0,i1,diff);
                                                                                                             F[2:0]
      module mul16(i0,i1,prod);
     Declaration of the ALU Module:
                                                                                  00 01 10
module alu(a, b, f, r);
                                                                                                   F[2:1]
input [31:0] a, b;
input [2:0] f;
                                                                                  R[31:0]
output [31:0] r;
 wire [31:0] addmux_out, submux_out;
                                                                        intermediate output nodes
 wire [31:0] add_out, sub_out, mul_out;
 mux32two add\u00e9r_mux(.io(b), .i1(32'd1), .sel(f[0]), .out(addmux_out));
 mux32two sub_mux(.io(b), .i1(32'd1), .sel(f[0]), .out(submux_out));
 add32
          our_adder(.i0(a), .i1(addmux_out), .sum(add_out));
 sub32
          our_subtracter(.i0(a), .i1(submux_out), .diff(sub_out));
mul16
          our_multiplier(.i0(a[15:0]), .i1(b[15:0]), .prod(mul_out));
 mux32three_output_mux(.i0(add_out), .i1(sub_out), .i2(mul_out), .sel(f[2:1]), .out(r));
endmodule
```

corresponding


wires/regs in

module alu

Top-Level ALU Declaration, take 2

- □ No Hierarchy:
- □ Declaration of the ALU Module:

```
module alu(a, b, f, r);
 input [31:0] a, b;
 input [2:0] f;
 output [31:0] r;
 always @ (a or b or f)
  case (f)
   3'b000: r = a + b;
   3'b001: r = a + 1'b1;
   3'b010: r = a - b;
   3'b011: r = a - 1'b1;
   3'b100: r = a * b;
   default: r = 32'bx;
  endcase
endmodule
```



Will this synthesize into 2 adders and 2 subtractors or 1 of each?

Verilog in EECS 151/251A – Simple Rules

- □ We use behavioral modeling at the bottom of the hierarchy
- □ Use instantiation to 1) build hierarchy and, 2) map to FPGA and ASIC resources not supported by synthesis.
- □ Favor continuous assign and avoid always blocks unless:
 - no other alternative: ex: state elements, case
 - helps readability and clarity of code: ex: large nested if else
- Use named ports.
- Verilog is a big language. This is only an introduction.
 - Harris & Harris book chapter 4 is a good source.
 - Be careful of what you read on the web. Many bad examples out there.
 - We will be introducing more useful constructs throughout the semester. Stay tuned!

Final thoughts on Verilog Examples

Verilog looks like C, but it describes hardware:

Entirely different semantics: multiple physical elements with parallel activities and temporal relationships.

A large part of digital design is knowing how to write Verilog that gets you the desired circuit. <u>First understand the circuit you want then figure out how to code it in Verilog.</u> If you try to write Verilog without a clear idea of the desired circuit, you will struggle.

As you get more practice, you will know how to best write Verilog for a desired result.


Be suspicious of the synthesis tools! Check the output of the tools to make sure you get what you want.



Sequential Elements

Only Two Types of Circuits Exist


- Combinational Logic Blocks (CL)
- ☐ State Elements (registers)



 State elements are mixed in with CL blocks to control the flow of data.

 Sometimes used in large groups by themselves for "long-term" data storage.


Register Details...What's inside?



- n instances of a "Flip-Flop"
- □ Flip-flop name because the output flips and flops between 0 and 1
- □ D is "data", Q is "output"
- □ Also called "d-type Flip-Flop"


Flip-flop Timing Waveforms

- Edge-triggered d-type flip-flop
 - ☐ This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- □ Example waveforms:




Accumulator Example

Assume X is a vector of N integers, presented to the input of our accumulator circuit one at a time (one per clock cycle), so that after N clock cycles, S hold the sum of all N numbers.




S=0; Repeat N times
$$S = S + X$$
;

We need something like this:




- But not quite.
- ☐ Need to use the clock signal to hold up the feedback to match up with the input signal.


Accumulator



- Put register in feedback path.
- On each clock cycle the register prevents the new value from reaching the input to the adder prematurely. (The new value just waits at the input of the register)

Timing:







☐ Three important times associated with flip-flops:

- Setup time How long d must be stable before the rising edge of CLK
- Hold time How long D must be stable after the rising edge of CLK
- Clock-to-q delay Propagation delay after rising edge of the CLK

Accumulator Revisited






■ Note:


- Reset signal (synchronous)
- Timing of X signal is not known without
 investigating the circuit that supplies X. Here we assume it comes just after S_{i-1}.

Observe transient behavior of S_i.

Level-sensitive Latch Inside Flip-flop


Positive Level-sensitive latch:





When CLK is high, latch is transparent, when clk is low, latch

retains previous value.





Sequential Elements in Verilog

State Elements in Verilog

Always blocks are the only way to specify the "behavior" of state elements. Synthesis tools will turn state element behaviors into state element instances.

D-flip-flop with synchronous set and reset example:

```
module dff(q, d, clk, set, rst);
  input d, clk, set, rst;
  output q;
                          keyword
  req q;
                               "always @ (posedge clk)" is key
  always @ (posedge clk)
                                   to flip-flop generation.
     if (rst)
                                                          set
       q <= 1'b0;
     else if (set)
                             This gives priority to
                            reset over set and set
       q <= 1/b1;
                                  over d.
     else
       q \ll d;
                       On FPGAs, maps to native flip-flop.
endmodule
```

The Sequential always Block

Combinational

Sequential


```
module comb(input a, b, sel,
                                                    module seq(input a, b, sel, clk,
       output reg out);
                                                           output reg out);
 always @(*) begin
                                                      always @(posedge clk) begin
  if (sel) out = b;
                                                       if (sel) out <= b;
  else out = a;
                                                       else out <= a:
 end
                                                      end
endmodule
                                                     endmodule
   a
                                                                                           out
                          out
                                                      sel
 sel
                                                     clk
```


Latches vs. Flip-Flops

Flip-Flop

<u>Latch</u>

```
module flipflop
                                                         module latch
 input clk,
                                                          input clk,
 input d,
                                                          input d,
 output reg q
                                                          output reg q
 always @(posedge clk)
                                                          always @(clk or d)
 begin
                                                          begin
                                                           if (clk)
  q \ll d;
 end
                                                            q \ll d;
                                                          end
endmodule
                                                         endmodule
```





Importance of the Sensitivity List


- ☐ The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

D-Register with synchronous clear

D-Register with asynchronous clear

```
module dff_sync_clear(
input d, clearb, clock,
output reg q);

always @(posedge clock)
begin
if (!clearb) q <= 1'b0;
else q <= d;
end
endmodule
```



always block entered only at each positive clock edge

always block entered immediately when (active-low) clearb is asserted

Note: The following is incorrect syntax: always @(clear or negedge clock)

If one signal in the sensitivity list uses posedge/negedge, then all signals must.

• Assign any signal or variable from <u>only one</u> <u>always</u> block. Be wary of race conditions: <u>always</u> blocks with same trigger₃₁ execute concurrently...

Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- □ Blocking assignment (=): evaluation and assignment are immediate

```
always @(*) begin

x = a \mid b;  // 1. evaluate alb, assign result to x

y = a \land b \land c;  // 2. evaluate a \land b \land c, assign result to y

z = b \& \sim c;  // 3. evaluate b \& (\sim c), assign result to z

end
```


Nonblocking assignment (<=): all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (even those in other active always blocks)

```
always @(*) begin x \le a \mid b; // 1. evaluate alb, but defer assignment to x \le a \land b \land c; // 2. evaluate a \land b \land c, but defer assignment to y \ne b \land c; // 3. evaluate b \land c, but defer assignment to z \ne b \land c; // 3. evaluate b \land c, but defer assignment to z \ne b \land c; // 4. end of time step: assign new values to x, y and z \ne c
```

32

Assignment Styles for Sequential Logic

What we want: Register Based Digital Delay Line



Will nonblocking and blocking assignments both produce the desired result?

```
module nonblocking(
  input in, clk,
  output reg out
);
  reg q1, q2;
  always @(posedge clk) begin
    q1 <= in;
    q2 <= q1;
    out <= q2;
  end
endmodule</pre>
```

```
module blocking(
input in, clk,
output reg out
);
reg q1, q2;
always @(posedge clk) begin
q1 = in;
q2 = q1;
out = q2;
end

endmodule
```

Use Nonblocking for Sequential Logic

```
always @(posedge clk) begin

q1 <= in;

q2 <= q1; // uses old q1

out <= q2; // uses old q2

end
```

```
always @(posedge clk) begin

q1 = in;


q2 = q1; // uses new q1

out = q2; // uses new q2

end
```

("old" means value before clock edge, "new" means the value after most recent assignment)

"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in. a1. and a2."




"At each rising clock edge, q1 = in.

After that, q2 = q1.


After that, out = q2.

Therefore out = in."



- Blocking assignments <u>do not</u> reflect the intrinsic behavior of multi-stage sequential logic
- Guideline: use nonblocking assignments for sequential always blocks

Example: A Simple Counter



Example - Parallel to Serial Converter

