

EECS 151/251A

Discussion 9

04/20/2018

Announcements

- That extra discussion with Taehwan will be in one week
 - Location/time TBA, slides will be available if you can't make it.
- Homework 11 out by Sunday

Agenda

- By request:
 - Booth's recoding
 - Multipliers
 - LFSRs
 - DRAM design, latches
- Your questions


Multiplication Basics

$$011 \times 101 = 1111$$

$$\begin{array}{r} 011 \\ 101 \\ \hline 011 \\ 000 \\ 011 \\ \hline 01111 \end{array}$$

Shift-and-add multiplier


- How to deal with signed values?



Combinational (Unsigned)

$$\{x_3, x_2, x_1, x_0\} \times \{y_3, y_2, y_1, y_0\} = \{z_7, z_6, z_5, \dots\}$$

Propagation delay $\sim 2N$




Carry-Save Adders

- Keep results for “carry” and “sum” separate until you have to
 - Don't having to add carry + sum too early: save time!
 - Only useful when adding sets of numbers. Need “real” adder on final sum
-
- Note: An adder can be called a “3:2 *compressor*”; it turns 3 input signals into 2 output in a potentially lossy operation


Multiplication w/ Carry-Save Adders

- Structure looks like a combinational multiplication circuit
- But intermediate steps are faster: don't add carries to sums yet



Wallace Tree

- CSA is associative + commutative
- Doesn't matter where you add the numbers, as long as you eventually add the numbers
- This yields the structure of a “Wallace Tree”:
 - Group intermediate sum/carry signals at each stage to maximise the number of parallel adds



Booth recoding


- Add pairs at a time
- Defer part computation to next pair
- Look at previous pair to determine deferred op

current bit pair from previous bit pair

B_{K+1}	B_K	B_{K-1}	action
0	0	0	add 0
0	0	1	add A
0	1	0	add A
0	1	1	add 2^*A
1	0	0	sub 2^*A
1	0	1	sub A ← -2^*A+A
1	1	0	sub A
1	1	1	add 0 ← $-A+A$

$$\begin{aligned}
 B_{K+1,K}^*A &= 0^*A \rightarrow 0 \\
 &= 1^*A \rightarrow A \\
 &= 2^*A \rightarrow 4A - 2A \\
 &= 3^*A \rightarrow 4A - A
 \end{aligned}$$

A "1" in this bit means the previous stage needed to add 4^*A . Since this stage is shifted by 2 bits with respect to the previous stage, adding 4^*A in the previous stage is like adding A in this stage!



Booth's insight: rewrite 2^*A and 3^*A cases, leave $4A$ for next partial product to do!

$$\begin{aligned}
 B_{K+1,K}^*A &= 0^*A \rightarrow 0 \\
 &= 1^*A \rightarrow A \\
 &= 2^*A \rightarrow 4A - 2A \\
 &= 3^*A \rightarrow 4A - A
 \end{aligned}$$

Booth recoding


0111 x 1010

Shifted left

(A)	01	11	
(B) x	10	10	

(10[0] sub 2A)	-	0111	
(101 sub A)	-	0111	
(001 add A)	+	0111	

01000110			




- Imagine you've separated your responsibilities per pair
- And recombined them later, more efficiently
- Operations seems unrelated because they combine separate smaller ops from previous steps

Example?

1100 x 0101

Combinational Multiplication (Signed)



Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

$$\begin{array}{r}
 + \\
 + \\
 + \\
 + \\
 + \\
 + \\
 -
 \end{array}
 \begin{array}{r}
 \overline{\overline{X3Y0}} \quad X2Y0 \quad X1Y0 \quad X0Y0 \\
 \overline{\overline{X3Y1}} \quad X2Y1 \quad X1Y1 \quad X0Y1 \\
 \overline{\overline{X2Y2}} \quad X1Y2 \quad X0Y2 \\
 \overline{\overline{X3Y3}} \quad \overline{\overline{X2Y3}} \quad \overline{\overline{X1Y3}} \quad \overline{\overline{X0Y3}} \\
 \\
 1 \quad 1 \quad 1 \quad 1 \\
 \\
 1 \quad 1 \quad 1 \quad 1
 \end{array}$$

Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction into add of (complement + 1).

$$\begin{array}{r}
 X3Y0 \quad X3Y0 \quad X3Y0 \quad X3Y0 \quad X3Y0 \quad X2Y0 \quad X1Y0 \quad X0Y0 \\
 + \\
 + \quad X3Y1 \quad X3Y1 \quad X3Y1 \quad X3Y1 \quad X2Y1 \quad X1Y1 \quad X0Y1 \\
 + \\
 + \quad X3Y2 \quad X3Y2 \quad \\
 +
 \end{array}$$

$$\begin{array}{r}
 \overline{\overline{X3Y3}} \quad \overline{\overline{X3Y3}} \quad \overline{\overline{X3Y3}} \quad \overline{\overline{X3Y3}} \\
 1 \quad 1 \\
 + \\
 + \\
 + \\
 + \\
 + \\
 + \quad 1 \\
 +
 \end{array}
 \begin{array}{r}
 \overline{\overline{X3Y0}} \quad X2Y0 \quad X1Y0 \quad X0Y0 \\
 \overline{\overline{X3Y1}} \quad X2Y1 \quad X1Y1 \quad X0Y1 \\
 \overline{\overline{X2Y2}} \quad X1Y2 \quad X0Y2 \\
 \overline{\overline{X3Y3}} \quad \overline{\overline{X2Y3}} \quad \overline{\overline{X1Y3}} \quad \overline{\overline{X0Y3}} \\
 \\
 1 \\
 1
 \end{array}$$

Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

Shifters

LFSRs

References

- Discussions from EECS151/251A Fall 2017, George Alexandrov
- Homeworks from EECS151/251A Fall 2016, Spring 2017, Fall 2017
- Wikipedia