NOTE: THIS IS ONE OF YOUR HOMEWORK PROBLEMS

Consider the design of a new list processor similar to the one presented in class. This circuit iteratively forms the sum of all the 8-bit integers stored in a linked-list structure starting at memory address 0. The integers are stored in 2 byte nodes (the first byte is a pointer to the next node and the second is the integer). Nodes are not restricted to be aligned on even multiples of 2 bytes.

Unlike the processor presented in class, this processor, in addition to forming the sum, stores to memory into each node the sum of all the nodes up to that point. Therefore, after completion, node \( i \) will contain the sum of the values of all the nodes from the first up to and including the \( i \)th. For example, the original list \( 1 \to 2 \to 3 \to 4 \) will be transformed into \( 1 \to 3 \to 6 \to 10 \).

Your circuit includes a memory with an 8-bit data input/output port, a single adder, multiplexors, and registers of your choice.

a) Draw a resource utilization chart for this list processor. Fill in the execution schedule showing at least three loop iterations. Attempt to create a schedule in such a way as to minimize 1) the total number of cycles needed to process a list, and 2) the number of cycles in the control loop. Use subscripts to distinguish different loop iterations.

b) Based on your solution to a), write the RTL description for one characteristic section of your schedule. Use subscripts to distinguish operations from different loop operations.

<table>
<thead>
<tr>
<th>Memory</th>
<th>( X_2 )</th>
<th>( \text{Next}_3 )</th>
<th>( \text{Write}_2 )</th>
<th>( X_3 )</th>
<th>( \text{Next}_4 )</th>
<th>( \text{Write}_3 )</th>
<th>( X_4 )</th>
<th>( \text{Next}_5 )</th>
<th>( \text{Write}_4 )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>( \text{Sum}_2 )</td>
<td>( \text{Numa}_3 )</td>
<td>( X_3 )</td>
<td>( \text{Sum}_3 )</td>
<td>( \text{Numa}_4 )</td>
<td>( X_4 )</td>
<td>( \text{Sum}_4 )</td>
<td>( \text{Numa}_5 )</td>
</tr>
</tbody>
</table>

\( X_i \leftarrow \text{memory}[\text{numa}_i]; \)
\( \text{Next}_{i+1} \leftarrow \text{memory}[\text{next}_i], \ \text{sum}_i \leftarrow \text{sum}_{i-1} + x_i; \)
\( \text{Memory}[\text{numa}_i] \leftarrow \text{sum}_i, \ \text{numa}_{i+1} \leftarrow \text{next}_i + 1 \)