6_1.3


Idealized FPGA Logic Block:

Internally: