8.3


3 Input Decoder gate level implementation.