
## CS150 Spring 2004 Problem Set #4 Solutions



2. (a)-The "ones cotching" phenomena occurs in a Master-Slave flip-flop when the flip-flop is to hold some value, only to have it evadicated when a glitch in the set or reset input causes that value to be overwritten. For example, suppose a Master-Slave flip-flop holds the value 0 of the master stage. If a glitch, or a momentary spike, occurs at set, the master stage will read, or "catch" this input and set the hold value to 1. Similarly, a glitch at reset will set a hold value to O when the intention is to hold a 1. (Error is unrecoverable.) - Yes, it is possible for a Master-Slave flip-flop to "catch zeros." Consider the Master-Slave flip-flop structure in which the inputs are inverted, such that reset and set hold when they're both I's (as opposed to the one discussed earlier, where the hold state is reset and set are 0's). The scenario in which a momentary "dip" to 0 is a glitch creates the "catching zeros" problem, similar to the "catching ones " situation discussed above (e.g. NAND implemented DFF). (b) D - posed neged! one's catching

(continued on the next page)

2. (c) No, this system is not "one's catching" since the system corrects itself from the glitch, as shown with the system output Q. The glitch is magnified in Q, but the evroneous value is eventually corrected, as it samples P once it has stabilized. The posedge-negedge DFF's negate the glitch.

```
3.
module nonseq counter (CLK, RST, state);
    input CLK, RST;
    output [2:0] state;
   reg [2:0] state, nextState;
// state transition
    always @ (posedge CLK) begin
       if (RST) state <= 3'b000;
       else state <= nextState;
    end // always @ (posedge CLK)
// next state logic
    always @ (state) begin
     case (state)
           3'b000: nextState = 3'b111;
3'b111: nextState = 3'b010;
          3'b010: nextState = 3'b101;
3'b101: nextState = 3'b001;
3'b001: nextState = 3'b110;
3'b110: nextState = 3'b100;
            3'b100: nextState = 3'b011;
        3'b011: nextState = 3'b000:
           default: nextState = 3'bxxx;
        endcase;
    end // always @ (state)
endmodule // nonseq counter
```

```
// traffic light controller
module traffic light ctrl (CLK, RST,
                           counter08, counter56,
                           counter08 rst, counter56 rst,
                           ns tlight mode, ew tlight mode,
                           ns plight mode, ew plight mode);
   input CLK, RST;
   input[2:0] counter08;
   input[6:0] counter56;
   output [2:0] ns tlight mode, ew tlight mode;
   output [2:0] ns plight mode, ew plight mode;
   wire counted08, counter28, counted56;
   reg [2:0] ns_tlight_mode, ew_tlight_mode;
   reg [2:0] ns plight mode, ew plight mode;
   reg [2:0] crntState, nextState;
   parameter st RESTART = 3'b000,
              st NSG1 = 3'b001,
              st NSG2 = 3'b010,
              st NSY
                        = 3'b011,
                      = 3'b100,
= 3'b101,
              st EWG1
              st EWG2
              st EWY
                        = 3'b110;
   parameter GREEN = 3'b100,
              YELLOW = 3'b010,
              RED = 3'b001;
   parameter WALK = 3'b100,
                                // walk = lit, don't walk = dim
              WARN = 3'b010,
                               // walk = dim, don't walk = blink
              STAY = 3'b001;
                               // walk = dim, don't walk = lit
   assign counted08 = (counter08 == 3'd7);
   assign counted28 = (counter56 == 6'd27);
   assign counted56 = (counter56 == 6'd55);
   always @ (posedge CLK) begin
     if (RST) crntState <= st RESTART;
                 crntState <= st nextState;</pre>
       else
   end // always @ (posedge CLK)
   always @ (*) begin
       nextState = crntState;
       case (crntState)
           st RESTART: nextState = st NSG1;
           st NSG1: begin
              counter08_rst = 1'b1;
              counter56_rst = 1'b0;
              ns tlight mode = GREEN;
```

```
ns plight mode = WALK;
   ew tlight mode = RED;
   ew plight mode = STAY;
   if (counted28) nextState = st_NSG2;
end // case st NSG1
st NSG2: begin
   counter08 rst = 1'b1;
   counter56 rst = 1'b0;
   ns tlight mode = GREEN;
  ns plight mode = WARN;
  ew tlight mode = RED;
   ew plight mode = STAY;
   if (counted56) nextState = st NSY;
end // case st NSG2
st NSY: begin
   counter08 rst = 1'b0;
   counter56 rst = 1'b1;
   ns tlight mode = YELLOW;
   ns plight mode = STAY;
   ew_tlight_mode = RED;
   ew plight mode = STAY;
   if (counted08) nextState = st EWG1;
end // case st NSY
st EWG1: begin
   counter08 rst = 1'b1;
   counter56 rst = 1'b0;
   ns tlight mode = RED;
   ns plight mode = STAY;
   ew tlight mode = GREEN;
   ew plight mode = WALK;
   if (counted28) nextState = st EWG2;
end // case st EWG1
st EWG2: begin
   counter08 rst = 1'b1;
   counter56 rst = 1'b0;
   ns tlight mode = RED;
   ns_plight_mode = STAY;
   ew tlight mode = GREEN;
   ew plight mode = WARN;
   if (counted56) nextState = st EWY;
end // case st EWG2
st EWY: begin
   counter08 rst = 1'b0;
   counter56 rst = 1'b1;
   ns tlight mode = RED;
   ns plight mode = STAY;
   ew tlight mode = YELLOW;
```

```
ew_plight_mode = STAY;

if (counted08) nextState = st_NSG1;
end // case st_EWY

default: nextState = st_RESTART;
endcase // crntState
end // always @ (*)
endmodule // traffic_light_ctrl
```