


## Course Wrap-up

- Priority Encoder Revisited
- What (We Hope) You Learned
- Design Methodology
- Final Exam Information


CS 150 - Spring 2007 - Lecture #29: Recap - 1

## Let's Try the Priority Encoder One More Time ...



CS 150 - Spring 2007 - Lecture #29: Recap - 2

## Let's Try the Priority Encoder One More Time ...



CS 150 - Spring 2007 - Lecture #29: Recap - 3

## What we HOPE you learned in CS 150 ...

- **Language of logic design**
  - Logic optimization, state, timing, CAD tools
- **Concept of state in digital systems**
  - Analogous to variables and program counters in software systems
- **Hardware system building**
  - Datapath + control = digital systems
- **Hardware system design methodology**
  - Hardware description languages: Verilog
  - Tools to simulate design behavior: *output = function (inputs)*
  - Logic compilers synthesize hardware blocks of our designs
  - Mapping onto programmable hardware (code generation)
- **Contrast with software design**
  - Both map specifications to physical devices
  - Both must be flawless...the price we pay for using discrete math

CS 150 - Spring 2007 - Lecture #29: Recap - 4

## Current state of digital design

- Changes in industrial practice
  - Larger designs
  - Shorter time to market
  - Cheaper products
- Scale
  - Pervasive use of computer-aided design tools over hand methods
  - Multiple levels of design representation
- Time
  - Emphasis on abstract design representations
  - Programmable rather than fixed function components
  - Automatic synthesis techniques
  - Importance of sound design methodologies
- Cost
  - Higher levels of integration
  - Use of simulation to debug designs

CS 150 - Spring 2007 - Lecture #29: Recap - 5

## CS 150: concepts/skills/abilities

- Basics of logic design (concepts)
- Sound design methodologies (concepts)
- Modern specification methods (concepts)
- Familiarity with full set of CAD tools (skills)
- Appreciation for differences and similarities (abilities) in hardware and software design

New ability: to accomplish the logic design task with the aid of computer-aided design tools and map a problem description into an implementation with programmable logic devices after validation via simulation and understanding of the advantages/disadvantages as compared to a software implementation

CS 150 - Spring 2007 - Lecture #29: Recap - 6

## Representation of Digital Designs

- Physical devices (transistors, relays)
- *Switches*
- *Truth tables*
- *Boolean algebra*
- *Gates*
- **Waveforms** ← *Simulation, Chipscope & Complex System Description (e.g., SDRAM)*
- **Finite state behavior** ← *Verilog Structural & Behavioral Descriptions*
- **Register-transfer behavior** ← *Verilog Structural & Behavioral Descriptions*
- Concurrent abstract specifications

CS 150 - Spring 2007 - Lecture #29: Recap - 7

## Digital System Design

- **Door combination lock:**
  - Punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be reset
  - Inputs: sequence of input values, reset
  - Outputs: door open/close
  - Memory: must remember combination or always have it available as an input

CS 150 - Spring 2007 - Lecture #29: Recap - 8

## Implementation in Software

```
integer combination_lock ( ) {
    integer v1, v2, v3;
    integer error = 0;
    static integer c[3] = 3, 4, 2;

    while (!new_value( ));
    v1 = read_value( );
    if (v1 != c[1]) then error = 1;

    while (!new_value( ));
    v2 = read_value( );
    if (v2 != c[2]) then error = 1;

    while (!new_value( ));
    v3 = read_value( );
    if (v2 != c[3]) then error = 1;

    if (error == 1) then return(0); else return (1);
}
```

CS 150 - Spring 2007 - Lecture #29: Recap - 9


## Implementation as a Sequential Digital System

### ■ Encoding:

- How many bits per input value?
- How many values in sequence?
- How do we know a new input value is entered?
- How do we represent the states of the system?

### ■ Behavior:

- Clock wire tells us when it's ok to look at inputs (i.e., they have settled after change)
- Sequential: sequence of values must be entered
- Sequential: remember if an error occurred
- Finite-state specification




CS 150 - Spring 2007 - Lecture #29: Recap - 10

## Sequential Example (cont'd): Abstract Control

### Finite-state Diagram

- States: 5 states
  - | Represent point in execution of machine
  - | Each state has outputs
- Transitions: 6 from state to state, 5 self transitions, 1 global
  - | Changes of state occur when clock says it's ok
  - | Based on value of inputs
- Inputs: reset, new, results of comparisons
- Output: open/closed




CS 150 - Spring 2007 - Lecture #29: Recap - 11

## Sequential Example (cont'd): Data-path vs. Control

### Internal Structure

- Data-path
  - | Storage for combination
  - | Comparators
- Control
  - | Finite-state machine controller
  - | Control for data-path
  - | State changes controlled by clock




CS 150 - Spring 2007 - Lecture #29: Recap - 12

## Sequential Example (cont'd): Finite-state Machine

### Finite-state Machine

- Refine state diagram to include internal structure




CS 150 - Spring 2007 - Lecture #29: Recap - 13

## Sequential Example (cont'd): Finite-state Machine

### Finite-state Machine

- Generate state table (much like a truth-table)



reset	new	equal	state	next state	mux	open/closed
1	-	-	-	S1	C1	closed
0	0	-	S1	S1	C1	closed
0	1	0	S1	ERR	-	closed
0	1	1	S1	S2	C2	closed
0	0	-	S2	S2	C2	closed
0	1	0	S2	ERR	-	closed
0	1	1	S2	S3	C3	closed
0	0	-	S3	S3	C3	closed
0	1	0	S3	ERR	-	closed
0	1	1	S3	OPEN	-	open
0	-	-	OPEN	OPEN	-	open
0	-	-	ERR	ERR	-	closed

CS 150 - Spring 2007 - Lecture #29: Recap - 14

## Sequential Example (cont'd): Encoding

### ■ Encode State Table

- State can be: S1, S2, S3, OPEN, or ERR
  - | Needs at least 3 bits to encode: 000, 001, 010, 011, 100
  - | And as many as 5: 00001, 00010, 00100, 01000, 10000
  - | Choose 4 bits: 0001, 0010, 0100, 1000, 0000
- Output mux can be: C1, C2, or C3
  - | needs 2 to 3 bits to encode
  - | choose 3 bits: 001, 010, 100
- Output open/closed can be: open or closed
  - | needs 1 or 2 bits to encode
  - | choose 1 bits: 1, 0

CS 150 - Spring 2007 - Lecture #29: Recap - 15

## Sequential Example (cont'd): Encoding

### ■ Encode State Table


- State can be: S1, S2, S3, OPEN, or ERR
  - | Choose 4 bits: 0001, 0010, 0100, 1000, 0000
- Output mux can be: C1, C2, or C3
  - | Choose 3 bits: 001, 010, 100
- Output open/closed can be: open or closed
  - | Choose 1 bits: 1, 0

reset	new	equal	state	next state	mux	open/closed	
1	-	-	-	0001	001	0	
0	0	-	0001	0001	001	0	
0	1	0	0001	0000	-	0	good choice of encoding!
0	1	1	0001	0010	010	0	
0	0	-	0010	0010	010	0	
0	1	0	0010	0000	-	0	mux is identical to last 3 bits of state
0	1	1	0010	0100	100	0	
0	0	-	0100	0100	100	0	
0	1	0	0100	0000	-	0	open/closed is identical to first bit of state
0	1	1	0100	1000	-	1	
0	-	-	1000	1000	-	1	
0	-	-	0000	0000	-	0	

CS 150 - Spring 2007 - Lecture #29: Recap - 16


## Sequential Example (cont'd): Controller Implementation

### ■ Implementation of the Controller




CS 150 - Spring 2007 - Lecture #29: Recap - 17

## Design Hierarchy



CS 150 - Spring 2007 - Lecture #29: Recap - 18

## Design Methodology



CS 150 - Spring 2007 - Lecture #29: Recap - 19

## Combinational Logic Implementation

- K-map method to map truth tables into minimized gate level descriptions
- Alternative implementation approaches:
  - Two-level logic, multi-level logic, logic implementation with multiplexers
  - Programmable logic in the form of PLAs, ROMs, Muxes, ...
  - Field programmable logic in the form of devices like Xilinx
- Combinational logic building blocks
  - Arithmetic and logic units, including adders/subtractors and other arithmetic functions (e.g., combinational multipliers)

CS 150 - Spring 2007 - Lecture #29: Recap - 20

## Sequential Logic Implementation

- **Models for representing sequential circuits**
  - | Abstraction of sequential elements
  - | Finite state machines and their state diagrams
  - | Inputs/outputs
  - | Mealy, Moore, and synchronous Mealy machines
- **Finite state machine design procedure**
  - | Deriving state diagram
  - | Deriving state transition table
  - | Determining next state and output functions
  - | Implementing combinational logic
- **Sequential logic building blocks**
  - | Registers, Register files (with multiple read and write ports), Shifters, Counters, RAMs
  - | Arbitrators

CS 150 - Spring 2007 - Lecture #29: Recap - 21

## State Machine Implementation

- **Partitioned State Machines**
  - | Ways to organize single complex monolithic state machine into simpler, interacting state machines based on functional partitioning
    - | Time state approach offers one conceptual method
    - | Much more relevant is what you likely did in your course project
- **Issues of synchronization across independently clocked subsystems**
  - | Synchronization of signals
  - | Four cycle handshake

CS 150 - Spring 2007 - Lecture #29: Recap - 22

## Final Exam Information

- Exam Group 2
- Friday, May 11, 12:30-3:30 PM
- Room: 145 Dwinelle

CS 150 - Spring 2007 - Lecture #29: Recap - 23

## Final Exam Information

- (Long) Design Specification in English for an “interesting” digital subsystem
  - Function described in terms of desired input/output behavior
  - You will need to be able to hand generate waveform diagrams to demonstrate that you understand the design specification!
- You may have to partition the subsystem into control and datapath
  - Design the control part as one or more interacting Finite State Machines
    - State Diagrams as well as Verilog for control
  - Design the datapath blocks
    - Behavioral Verilog mostly, but gate level hand-drawn schematics for some selected parts
- You may have to revise the design to improve its performance
- For an example, see <http://hkn.eecs.berkeley.edu/student/online/cs/150/2000/fa-f.html>

CS 150 - Spring 2007 - Lecture #29: Recap - 24

## Past Final Exams

- **Fall 2005: Statistics Coprocessor**
  - Spec for calculation inside processor
  - Handshake for processor-coprocessor communications
  - High Level Design, Datapath Components, Coprocessor State Machine, Verilog Description
- **Spring 2004: Content-Addressable Memory**
  - Memory interface and functional specification
  - High Level Design, Datapath Components, Memory Controller State Machine, Verilog Description, Performance Improvement
- **Spring 2001: Elevator System**
  - Complex system behavior
  - High Level Design, Datapath Components, Controller State Machine, Extend from 1 to 2 elevators, microprogrammed implementation

CS 150 - Spring 2007 - Lecture #29: Recap - 25

## Final Exam Information

- The Exam is conceptual and DESIGN-skills oriented
- The Exam is not about obscure details of technologies like the Xilinx or Actel internal architectures
- The best way to study for The Exam is to review your course project and to reflect on the *process* you went through in designing and implementing it!
- The Exam design problem won't be a video conferencing system -- it will be some kind of digital system with control and a datapath that can be specified in a couple of pages of English text!
- You will need to write a lot for this Exam! Bring multiple pencils, erasers, rulers, AND AT LEAST TWO BLUE BOOKS!!! You won't need a computer or a calculator!
- Open course textbook and open course notes. They probably won't help you much ;-)

CS 150 - Spring 2007 - Lecture #29: Recap - 26