Asynchronous {Pipelines, dataflow}

Honors Discussion #5 EECS 150 Spring 2010 Chris W. Fletcher

Today

- HSRA commentary
- Clocking
- Synchronizers
- Dataflow in asynchronous systems

Big Picture

Last week: Synchronous pipelines
 & data transactions
 This week: Asynchronous pipelines
 & data transactions
 Next week: {Synchronous, Asynchronous} FIFOs

• A clock signal

1

- A clock signal
- Setup time



2

- A clock signal
- Setup time
- Hold time



- A clock signal
- Setup time
- Hold time
- clk→Q



Quiz: Can t_{setup} or t_{hold} to be negative?

- t_{setup} < 0: D can change *after* the clock edge and the *new* D will be recognized
- t_{hold} < 0: D can change *before* the clock edge and the *old* D will be recognized



What about $clk \rightarrow Q$?

Metastability

• What happens when t_{setup} or t_{hold} are violated?



Metastability

- When can t_{setup} or t_{hold} be violated?
- One Clock
 <u>Design doesn't meet timing</u>
 (You have bigger problems)

Two Clocks: phase offset

May or may not cause violations

Two Clocks: different frequencies

Thought Q: Exceptions to this?

Will almost always cause violations

۲

•



UCB EECS150 Spring 2010, Honors #5

Metastability

• Resolution must occur within tr

$$t_r = t_p - t_{clk} \rightarrow Q - t_{cl} - t_{su}$$

• Good news:

chance to leave metastability increases exponentially with time

 Bad news: synchronization failure means... circuit failure



1

- First flip-flop absorbs metastability
- Second flip-flop protects downstream logic



UCB EECS150 Spring 2010, Honors #5

• How can we do better? Increase tr



• Another "reliable synchronizer"



- Synchronizer cost...
 - Area (but not much)
 - Cycle Delay
- Where does this matter?

Handshaking

 Case Study: Asynchronous FIFOs

• Recall... the FIFO interface that we call Ready/Valid



- This worked in a single clock domain...
- Why?

Transfers @ edge, both parties see change at the *same* time



• What happens in two clock domains?



• First: we must avoid metastability. Ideas?

2

• Step #1: Add synchronizers (prevents metastability)



This still doesn't work!

- Step #1: Add synchronizers (prevents metastability)
- Step #2: Add a hold register (does this help here?)

Aside: Why not push data through parallel synchronizers?



• Problem:

It takes multiple cycles for a message
 from the receiver *to reach* the sender

• Why do we care?

 What happens when the receiver says "stop?" (i.e. DataInReady = 0)



Solution

- Add buffering to the receiver
- Add "almost full" like in lecture

• "Almost full" gives sender time to stop



- Same idea as what you saw in lecture
- What is the receiver starting to look a lot like?

Homework

- Thought problem
 - Based on what you have seen in lecture & today:
 - Draw a block diagram for a synchronous FIFO
 - (More) reading will be posted

Acknowledgements & Contributors

Slides developed by Chris Fletcher (2/2010).

This work is based on ideas and discussions with: Ilia Lebedev, Greg Gibeling, John Wawrzynek, Krste Asanovic, and other fellow Spring 2009 CS294-48 students

This work has been used by the following courses:

- UC Berkeley CS150 (Spring 2010): Components and Design Techniques for Digital Systems