## EECS 150 -- Digital Design

## Lecture 4 - Synchronous Digital Systems Review (Part II)

## 2010-1-28

John Wawrzynek

## Today's lecture by John Lazzaro

## www-inst.eecs.berkeley.edu/~cs150

# EECS150 - Digital Design Lecture 4 - Synchronous Digital Systems Review Part 2 

 January 28, 2010John Wawrzynek
Electrical Engineering and Computer Sciences University of California, Berkeley
http://www-inst.eecs.berkeley.edu/~cs150

## Outline

- Topics in the review, you have already seen in CS61C, and possibly EE40:

1. Digital Signals.
2. General model for synchronous systems.
3. Combinational logic circuits
4. Flip-flops, clocking

## Today's Lecture

* 

Flip-flop-based state machines
Operates on Boolean (single-bit) values.

* Register-based state machines

Operates on multi-bit values (integers, CPU instruction, ...)

* Registers and Pipelining

Adding state to speed up the clock.

* Flip-flop details ...
(Reset, set, etc ...)


## Flip-Flop State Machines



## A Simple System: Traffic Light Controller



* Show each light for 1 second.
* "Loop" forever.


## 'C' program for traffic light controller

| int main() \{ |  |
| :---: | :---: |
|  | \%./TRAFFIC |
| int $\mathrm{r}=1, \mathrm{y}=0, \mathrm{~g}=0 ; \quad$ / ${ }^{\text {l }}$ light off/on */ | $\mathrm{E}=1$ |
|  | H=0 |
|  | $\mathrm{G}=\mathrm{E}$ |
| while (1) |  |
| \{ | [:] |
|  |  |
|  | $\mathrm{G}=9$ |
| ```printf("r=%i\ny=%i\ng=%i\n\n",r, y,g); sleep(l);``` | $\mathrm{E}=1$ |
|  |  |
|  | $\mathrm{G}=\mathrm{B}$ |
|  | F: 1 |
|  | P= 0 |
| \} | $\mathrm{G}=\mathrm{G}$ |
| \} EECS 150-L4: Syych Systems II | UC Regents Spr 2010 © UCB |

## 'C' program for traffic light controller

## int main() \{

int $\mathrm{r}=1, \mathrm{y}=0, \mathrm{~g}=0 ; \quad \quad /$ * light off/on */ int next_r, next_y, next_f; /* extra state */
while (1)
\{
next_r = y;
next_y = g; next_g = r ;
printf("r=\%i\ny=\%i\ng=\%i\n\n", r, y, g); sleep(1);
r = next_r;
y = next_y;
g = next_g;
\}
\}
\%./TRAFFIC
$\mathrm{F}=1$
4 $\mathrm{E}=\sqrt{6}$
$\mathrm{C}=\mathrm{a}$
$\mathrm{R}=\mathrm{a}$
$4=6$
$\mathrm{E}=1$
$\mathrm{R}=\mathrm{E}$
$4=1$
$\mathrm{G}=\mathrm{C}$
$\mathrm{E}=1$
$4=6$
$\mathrm{C}=\mathrm{Cl}$
$\mathrm{R}=\mathrm{a}$
H $4=1$
$\mathrm{E}=1$
UC Regents Spr 2010 © UCB

## A few observations ...

```
int main() {
int r = 1, y = 0, g=0; / * light off/on */
int next_r, next_y, next_g; /* extra state */
```

Wouldn't it be great if we could group "current" and "next" variables with an abstraction?

## while (1)

```
\{
        next_r = y; < Code would still work if
        next_y = g; «}\mathrm{ these statements
        next_g=r; < executed simultaneously.
    printf("r=%i\ny=%i\ng=%i\n\n", r, y, g);
    sleep(l);
```

Sleep(1) sets "time constant", not $C$ instruction execution rate.

```
\(r=\) next_r; \(\quad\) Code would still work if
    y = next_y; }\longleftarrow< these statements
    g = next_g; executed simultaneously.
                    A direct digital hardware implementation
```


## Clock waveform takes the role of sleep(1)


clk


All state changes happen on leading edge of our 1 Hz clock ... thus, lights will switch once per

| $f$ | $T$ |
| :---: | :---: |
| 1 Hz | 1 s |
| 1 MHz | $1 \mu \mathrm{~s}$ |
| 1 GHz | 1 ns | second.

## r \& next_r? One edge-triggered D flip-flop



CabPositive-edge sampling makes it easy to think about state.

## Flip-flop Timing Waveforms?

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"

- "On the rising edge of the clock, the input $d$ is sampled and transferred to the output. At all other times, the input $d$ is ignored."
- Example waveforms:



## Use 3 Flip-Flops to represent state ...



## Use 3 Flip-Flops to represent state ...


"One-Hot Encoding": State machines where exactly one $D$ flip-flop is in the " 1 " state at a time (forbidden states: RYG = 000, 011, 101, 110, 111).

## "Simplified" traffic light controller


"Simplified???": We assume the state at the beginning of time is RYG $==100$. A "complete" implementation would include "power up" logic.

## Inside the combinational logic box ...



## Let's revisit our original C code ...

## Recall: A few observations ...

```
int main() {
int r = 1, y = 0,g = 0; /* light off/on */
int next_r, next_y, next_g; /* extra state */
while (l)
    {
        next_r = y;
        next_y = g;
        next_g = r;
    printf("r=%i\ny=%i\ng=%i\n\n", r, y, g);
    sleep(l);
    r = next_r;
    y = next_y;
    g = next_g;
    }
}

\section*{Flip-flops have an internal output delay ...}
\(\rightarrow \mathrm{D} \quad \rightarrow \quad\) Value of \(D\) is sampled on positive clock edge. Q changes t_clk_to_Q seconds after the positive edge happens (t_clk_to_Q >0).

CLK


\section*{And so, even this circuit "works" ...}


Q can't "race" back to D in time to "catch" the positive edge that caused it ... and so the "next" variables are not needed!

\section*{Recall: A few observations ...}

\section*{int main() \{}
```

int r = 1, y = 0, g = 0; /* light off/on */

```
int next_r, next_y, next_g; /* extra state */
while (1)
    \{
        next_r = y;
        next_y = g;

    next_s = r ;
    printf("r=\%i\ny=\%i\ng=\%i\n\n", r, y, g);
    sleep(1);
    r = next_r;
            Where does this show up
    y = next_y;
    g = next_g;
        in the circuit?
    \}
\}



\section*{How fast can we run the clock?}

\section*{Timing Analysis}

\section*{What is the smallest T that produces correct operation?}

An entire lecture (later in semester), here is the short version ...


\section*{D must stablize ahead of positive edge}


Value of \(D\) is sampled on positive clock edge. \(D\) must be a stable " 0 " or " 1 " by t_setup seconds before the positive edge happens. \(Q\) changes t_clk_to_Q seconds after the positive edge happens.


\section*{Revisiting the toggle circuit ...}


\section*{Or, more generally ...}


Combinational Logic (CL) "time budget"
\[
\mathrm{T} \geq \tau_{\mathrm{clk} \rightarrow \mathrm{Q}}+\tau_{\mathrm{CL}}+\tau_{\text {setup }}
\]

Ceb

\section*{Some Flip Flops have "hold" time ...}


If \(t\) _hold \(>0\), this circuit may fail even if \(t \_i n v>0\) and t_clk_to_Q > 0 !!
t_clk-to-Q + t_inv > t_hold
For correct operation.

\section*{\(\underset{\mathrm{d} \rightarrow \underset{\mathrm{FF}}{\downarrow} \underset{\mathrm{q}}{\mathrm{clk}}}{ }\) Flio-Flop Timing Details}


Three important times associated with flip-flops:
setup time
hold time
clock-to-q delay.

\section*{Register State Machines}

\section*{Register: Holds an ordered set of bits}

Built out of
an array of flip-flops


Sometimes, we will add an "enable" input: clock edge updates state only if enable is high.

EECS 150-L4: Synch Systems II

\section*{State Elements: circuits that store info}

Examples: registers, memories
Register: Under the control of the "load" signal, the register captures the input value and stores it indefinitely.

often replace by clock signal (clk)
- The value stored by the register appears on the output (after a small delay).
- Until the next load, changes on the data input are ignored (unlike CL, where input changes change output).
- These get used for short term storage (ex: register file), and to help move data around the processor.

\section*{Register Details...What's inside?}

- \(n\) instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between and 0,1
- D is "data", \(Q\) is "output"
- Also called "d-type Flip-Flop"

\section*{Multi-bit adder: Doing logic on an integer}


Combinational: Put a A and \(B\) values on inputs, a short time later A + B appears on output.

> Just like we use gates to operate on Q output of a flip-flop, we use components
> like multi-bit adders to operate on all output bits of a register.

\section*{A simple register-based state machine}


CLK


Addr (Q)


\section*{Accumulator Circuit Example}

Assume \(X\) is a vector of \(N\) integers, presented to the input of our accumulator circuit one at a time (one per clock cycle), so that after N clock cycles, S hold the sum of all N numbers.

\(S=0\); Repeat \(N\) times
S = S + X;
- We need something like this:


But not quite.
Need to use the clock signal to hold up the feedback to match up with the input signal.

\section*{Accumulator Circuit}

- Put register, with clock signal controlling its load, in feedback path.
- On each clock cycle the register prevents the new value from reaching the input to the adder prematurely. (The new value just waits at the input of the register).

Timing:

\(x\)


\section*{Register Details (again)}
- A \(n\)-bit wide register is nothing but a set of flip-flops (1-bit wide registers) with a common load/clk signal.

- A flip-flop captures its input on the edge of the clock (rising edge in this case - positive edge flip-flop). The new input appears at the output after a short delay.


\section*{Accumulator Revisited}

- Note:
- Reset signal (synchronous)
- Timing of \(X\) signal is not known without investigating the circuit that supplies \(X\). Here we assume it comes just after \(S_{i-1}\).

Observe transient behavior of \(S_{i}\).

\section*{Only Two Types of Circuits Exist}
- Combinational Logic Blocks (CL)
- State Elements (registers)


State elements are mixed in with CL blocks to control the flow of data.

Sometimes used in large groups by themselves for "longterm" data storage.

Page 39

\section*{Register File example: MIPS R-format CPU}

Decode fields to get : ADD \$8 \$9 \$10
\begin{tabular}{|c|c|c|c|c|c|}
\hline opcode & rs & rt & rd & shamt & funct \\
\hline
\end{tabular}


\section*{MIPS Register file: From the top down}


\section*{Uses for State Elements}
1) As a place to store values for some indeterminate amount of time:
- Register files (like \$1-\$31 on the MIPS)
- Memory (caches, and main memory)
2) Help control the flow of information between combinational logic blocks.
- State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.

\section*{Pipelining and Registers}

\section*{Pipelining to improve performance (1/2)}


Extra Register are often added to help speed up the clock rate.


Note: delay of 1 clock cycle from input to output. Clock period limited by propagation delay of adder/shifter.

\section*{Pipelining to improve performance (2/2)}


\section*{Pipelining in a real CPU design ...}


Goal: Increase clock frequency by reducing delay between registers.

\section*{Inspiration: Automobile assembly line}


\section*{Inspiration: Automobile assembly line}

Simpler station tasks \(\rightarrow\) more cars per hour. Simple tasks take less time, clock is faster.


\section*{Inspiration: Automobile assembly line}

\section*{Line speed limited by slowest task. Most efficient if all tasks take same time to do}


\section*{Inspiration: Automobile assembly line}

\section*{Simpler tasks, complex car \(\rightarrow\) long line!}


\section*{Lessons from car assembly lines}
* Faster line movement yields more cars per hour off the line.

Faster line movement requires more stages, each doing simpler tasks.

To maximize efficiency, all stages should take same amount of time (if not, workers in fast stages are idle)
"Filling", "flushing", and "stalling" assembly line are all bad news.

\section*{Flip-Flop Details}

FPGA: Xilinx Virtex-5 XC5VLX110T


Colors represent different types of resources:

\section*{Logic}

Block RAM
DSP (ALUs)
Clocking
I/O
Serial I/O + PCI
A routing fabric runs throughout the chip to wire everything together.


\section*{The simplest view of a slice}


\section*{Four 6-LUTs}

\section*{Four Flip-Flops}

\section*{Switching fabric may see combinational and registered outputs.}

\section*{Slice flip-flop properties ...}


CS 194-6 L1: Virtex-5 Microarchitecture

\title{
Each state element may be edge-triggered or latching.
}

\author{
Clock enable, clock polarity, and set/reset lines in a slice are shared.
}

\author{
Each state element may respond differently to set/ reset signal.
}

\section*{Flip-flops on Virtex5 FPGA}


\section*{Virtex5 Slice Flip-flops}


4 flip-flops / slice (corresponding to the 4 6-LUTs)

Each takes input from LUT output or primary slice input.

Edge-triggered FF vs. level-sensitive latch. Clock-enable input (can be set to 1 to disable) (shared).
Positive versus negative clock-edge.
Synchronous vs. asynchronous reset.
SRHIGH/SRLOW select reset (SR) set. REV forces opposite state. INITO/INIT1 used for global reset (no \(\dagger\) shown - usually just after power-on and configuration).

\section*{Virtex5 Flip-flops "Primitives"}

\begin{tabular}{|c|c|}
\hline \multirow[b]{3}{*}{D Flip-Flop with Synchronous Reset and Set and Clock Enable} & Logic Table \\
\hline &  \\
\hline &  \\
\hline Provided by the CAD & \[
0 \text { 0 } 0 \text { _ - No Change }
\]
\[
00111 \uparrow 1
\] \\
\hline tools. This maps to & \(0010+0\) \\
\hline
\end{tabular} single slice flip-flop.

Negative-Clock Edge, Synchronous
Reset and Set, and Clock Enable


Spring 2010

Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear

PRE


Clock Enable and Asynchronous Preset and Clear

\section*{Inside a Flip-Flop}

\section*{Level-sensitive Latch}

Positive Level-sensitive latch:


When CLK is high, latch is transparent, when clk is low, latch retains previous value.


\section*{Upcoming events:}
\begin{tabular}{l|l|l|l}
\hline \hline Tue 1/26 & \begin{tabular}{l} 
Lec \#3: FPGA Architecture Introduction: [PDF] \\
Reading: Chapter 5 of the Virtex-5 User's Guide (PreLab reading)
\end{tabular} & \begin{tabular}{l} 
HW \#1: [PDF] \\
(Due Fri, Jan 29 @ 14:10)
\end{tabular} & \begin{tabular}{l} 
Lab \#1: FPGA Physical Layou \\
[ZIP] [PDF]
\end{tabular} \\
\hline \hline Thr \(1 / 28\) & Lec \#4: Synchronous Digital Systems Review (2): & Solution: & Lab Lec \#2: \\
\hline \hline Tue \(2 / 2\) & \begin{tabular}{l} 
Lec \#5: Verilog Primer: \\
Reading: DDCA: Chapter 4
\end{tabular} & \begin{tabular}{l} 
HW \#2: \\
(Due Fri, Feb 5 @ 14:10)
\end{tabular} & Lab \#2: Structure Verilog FPG \\
\hline Thr \(2 / 4\) & Lec \#6: CAD Tools (Synthesis): & Solution: Quiz:
\end{tabular}

\section*{Have a good weekend!}```

