Bussing Strategies
Single Bus Interconnection
A special TEMP register must be introduced ("Register 4")
MUX's become 5:1 rather than 4:1
Three states are required rather than one!
plus extra register and wider mux
More control states because this datapath
supports less parallel activity
Engineering choices made based on how
frequently multiple transfers take place at