Mapping onto Datapath Control
Observe that instruction fetch and operand fetch take place at
This implies that IR, PC, and MAR transfers can be implemented
by single bus (Address Bus)
Combine MBR, IR, ALU B, and AC connections (Memory Bus)
Combine ALU, AC, and MBR connections (Result Bus)
AC + MBR ? AC implemented in single state