Design Example 2: Word Problem
? A clock signal (C) is to be gated on and off by another signal (S). The gating network must be such that only complete clock pulses appear at the output (Z) even though S may change in the middle of a clock pulse. S will always be on or off for at least two clock pulses.